Abstract: According to one embodiment, a magnetoresistive element is disclosed. The magnetoresistive element includes a reference layer. The reference layer includes a first region, and a second region provided outside the first region to surround the same. The second region contains an element contained in the first region and another element being different from the element. The magnetoresistive element further includes a storage layer, and a tunnel barrier layer provided between the reference layer and the storage layer. The storage layer is free from the another element.
Abstract: An optoelectronic component includes a substrate, on which a semiconductor chip and a wettable attractor element are arranged. A medium including pigments at least regionally covers the exposed region of the substrate that is not covered by the semiconductor chip and the attractor element. The medium at least partly wets the semiconductor chip and the attractor element.
Type:
Grant
Filed:
June 27, 2012
Date of Patent:
June 14, 2016
Assignee:
OSRAM OPTO SEMICONDUCTORS GMBH
Inventors:
Simon Jerebic, Erik Heinemann, Markus Pindl, Michael Bestele, Jan Marfeld
Abstract: Disclosed is a light emitting device package. The light emitting device package includes a body part provided therein with a cavity, a light emitting chip in the cavity, a cover part to cover the cavity, and a light conversion part provided on a bottom surface of the cover part while being separated from the light emitting chip.
Abstract: A semiconductor device includes: an n-type first source region and first drain region formed in a surface of a p-type epitaxial layer; an n-type first source drift region and first drain drift region formed so as to individually surround the first source region and the first drain region; and a p-type first diffusion region formed in a first channel region and having a higher concentration than the epitaxial layer, the semiconductor device having p-type first withstand voltage maintaining regions formed between the first diffusion region, and the first source drift region and first drain drift region respectively, the first withstand voltage maintaining regions having a lower concentration than the first diffusion region.
Abstract: An insulation layer is formed on a substrate. A first mask is formed on the insulation layer. The first mask includes a plurality of line patterns arranged in a second direction. The plurality of line patterns extend in a first direction substantially perpendicular to the second direction. A second mask is formed on the insulation layer and the first mask. The second mask includes an opening partially exposing the plurality of line patterns. The opening has an uneven boundary at one of a first end portion in the first direction and a second end portion in a third direction substantially opposite to the first direction. The insulation layer is partially removed using the first mask and the second mask as an etching mask, thereby forming a plurality of first trenches and second trenches. The plurality of first trenches and the second trenches are arranged in a staggered pattern.
Abstract: There has been a problem that difference in refractive index between an opposite substrate or a moisture barrier layer provided thereover, and air is maintained large, and light extraction efficiency is low. Further, there has been a problem that peeling or cracking due to the moisture barrier layer is easily generated, which leads to deteriorate the reliability and lifetime of a light-emitting element. A light-emitting element comprises a pixel electrode, an electroluminescent layer, a transparent electrode, a passivation film, a stress relieving layer, and a low refractive index layer, all of which are stacked sequentially. The stress relieving layer serves to prevent peeling of the passivation film. The low refractive index layer serves to reduce reflectivity of light generated in the electroluminescent layer in emitting to air. Therefore, a light-emitting element with high reliability and long lifetime and a display device using the light-emitting element can be provided.
Type:
Grant
Filed:
August 6, 2015
Date of Patent:
May 24, 2016
Assignee:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: Semiconductor structures include an active region between a plurality of layers of InGaN. The active region may be at least substantially comprised by InGaN. The plurality of layers of InGaN include at least one well layer comprising InwGa1-wN, and at least one barrier layer comprising InbGa1-bN proximate the at least one well layer. In some embodiments, the value of w in the InwGa1-wN of the well layer may be greater than or equal to about 0.10 and less than or equal to about 0.40 in some embodiments, and the value of b in the InbGa1-bN of the at least one barrier layer may be greater than or equal to about 0.01 and less than or equal to about 0.10. Methods of forming semiconductor structures include growing such layers of InGaN to form an active region of a light emitting device, such as an LED. Luminary devices include such LEDs.
Abstract: A FinFET having spacers with a substantially uniform profile along the length of a gate stack which covers a portion of a fin of semiconductor material formed on a substrate is provided by depositing spacer material conformally on both the fins and gate stack and performing an angled ion impurity implant approximately parallel to the gate stack to selectively cause damage to only spacer material deposited on the fin. Due to the damage caused by the angled implant, the spacer material on the fins can be etched with high selectivity to the spacer material on the gate stack.
Type:
Grant
Filed:
January 17, 2014
Date of Patent:
May 10, 2016
Assignee:
GLOBALFOUNDRIES INC.
Inventors:
Veeraraghavan S. Basker, Kangguo Cheng, Bruce B. Doris, Johnathan E. Faltermeier
Abstract: Logic devices are provided in multiple sub-collector and sub-emitter microplasma devices formed in thin and flexible, or inflexible, semiconductor materials. Logic operations are provided with one of a plurality of microplasmas forming sub-collectors with a common emitter, or a common collector plasma with a plurality of sub-emitter regions in a solid state semi-conductor pn-junction, and generating a logic output from an electrode, based upon electrode inputs to two other electrodes.
Type:
Grant
Filed:
June 1, 2015
Date of Patent:
May 3, 2016
Assignee:
The Board of Trustees of the University of Illinois
Inventors:
J. Gary Eden, Paul A. Tchertchian, Clark J. Wagner, Dane J. Sievers, Thomas J. Houlahan, Benben Li
Abstract: In accordance with certain embodiments, heat-dissipating elements are integrated with semiconductor dies and substrates in order to facilitate heat dissipation therefrom during operation.
Abstract: In an exemplary implementation, a III-nitride semiconductor device includes a III-nitride heterojunction including a first III-nitride body situated over a second III-nitride body to form a two-dimensional electron gas. The III-nitride semiconductor device further includes a gate well formed in a dielectric body, the dielectric body situated over the III-nitride heterojunction. A gate arrangement is situated in the gate well and includes a gate electrode, a source-side field plate, and a drain-side field plate. The source-side field plate and the drain-side field plate each include steps, and the drain-side field plate is wider than the source-side field plate.
Abstract: A FinFET having spacers with a substantially uniform profile along the length of a gate stack which covers a portion of a fin of semiconductor material formed on a substrate is provided by depositing spacer material conformally on both the fins and gate stack and performing an angled ion impurity implant approximately parallel to the gate stack to selectively cause damage to only spacer material deposited on the fin. Due to the damage caused by the angled implant, the spacer material on the fins can be etched with high selectivity to the spacer material on the gate stack.
Type:
Grant
Filed:
September 27, 2012
Date of Patent:
April 19, 2016
Assignee:
GLOBALFOUNDRIES INC.
Inventors:
Veeraraghavan S. Basker, Kangguo Cheng, Bruce B. Doris, Johnathan E. Faltermeier
Abstract: A nitride semiconductor light-emitting element includes a second light-emitting layer, a third barrier layer, and a first light-emitting layer from a side close to a p-type nitride semiconductor layer. The first light-emitting layer includes a plurality of first quantum well layers and a first barrier layer provided between the plurality of first quantum well layers. The second light-emitting layer includes a plurality of second quantum well layers and a second barrier layer provided between the plurality of second quantum well layers. The second quantum well layers include a multiple quantum well light-emitting layer thicker than the first quantum well layers.
Abstract: A resistive random access memory (RRAM) including a substrate, a dielectric layer, memory cells and an interconnect structure is provided. The dielectric layer is disposed on the substrate. The memory cells are vertically and adjacently disposed in the dielectric layer, and each of the memory cells includes a first electrode, a second electrode and a variable resistance structure. The second electrode is disposed on the first electrode. The variable resistance structure is disposed between the first electrode and the second electrode. In two vertically adjacent memory cells, the first electrode of the upper memory cell and the second electrode of the lower memory cell are disposed between the adjacent variable resistance structures and isolated from each other. The interconnect structure is disposed in the dielectric layer and connects the first electrodes of the memory cells.
Abstract: An optoelectronic module includes a substrate, an LED and a laser LED formed on the substrate, simultaneously. A method for manufacturing an optoelectronic module includes following steps: providing a sapphire substrate, and forming two adoped GaN layers, an N-type GaN layer, an active layer and a P-type GaN layer on the sapphire substrate in sequence; providing a substrate and forming a metallic adhering layer on the substrate; forming an ohmic contact layer and a reflecting layer on the P-type GaN layer in series; arranging the reflecting layer on the adhering layer; stripping the sapphire substrate and the two doped GaN layers from the N-type GaN layer to form a semiconductor structure; etching a top end of the semiconductor structure to divide the semiconductor structure into a laser LED region and an LED region; forming two N-type electrodes on the LED region and an LED region, respectively.
Type:
Grant
Filed:
September 10, 2014
Date of Patent:
April 12, 2016
Assignee:
ADVANCED OPTOELECTRONIC TECHNOLOGY, INC.
Abstract: Among other things, one or more semiconductor devices and techniques for forming such semiconductor devices are provided. The semiconductor device comprises a strip-ground field plate. The strip-ground field plate is connected to a source region of the semiconductor device and/or a ground plane. The strip-ground field plate provides a release path for a gate edge electric field. The release path directs an electrical field away from a gate region of the semiconductor device. In this way, breakdown voltage and gate charge are improved.
Type:
Grant
Filed:
April 12, 2013
Date of Patent:
April 5, 2016
Assignee:
Taiwan Semiconductor Manufacturing Company Limited
Inventors:
Ru-Yi Su, Po-Chih Chen, Ming-Cheng Lin, Fu-Chih Yang, Chun Lin Tsai
Abstract: According to one embodiment, a memory includes a semiconductor layer including a trench which extends in a first direction, the trench having a first portion with a first depth and a second portion with a second depth deeper than the first depth, a gate insulating layer covering the semiconductor layer in the first portion, an element isolation layer covering the semiconductor layer in the second portion, the element isolation layer extending in a second direction from the second portion, a gate electrode provided on the gate insulating layer in the first portion and the element isolation layer in the second portion, the gate electrode filling the trench, and a third impurity region provided in the semiconductor layer directly below the second portion, the third impurity region being continuous in the first direction.
Abstract: This invention relates to a method for manufacturing a semiconductor device and semiconductor manufactured thereby, including growing, from a seed island mesa, an abrupt hetero-junction comprising a semiconductor crystal with few crystal defects on a dissimilar substrate that can be used as light emitting and photovoltaic device.
Abstract: A variable resistance memory device includes a gate pattern and a dummy gate pattern provided at the same level on a substrate, a first contact pattern provided on the dummy gate pattern, and a variable resistance pattern provided between the dummy gate pattern and the first contact pattern. The gate pattern and the dummy gate pattern define conductive electrodes of functional and non-functional transistors, respectively. The first contact pattern and the dummy gate pattern define upper and lower electrodes on the variable resistance pattern, respectively. Related fabrication methods are also discussed.
Abstract: A light emitting device mount includes a positive lead terminal, a negative lead terminal, and a resin portion. Each of the positive lead terminal and the negative lead terminal includes a first main surface, a second main surface opposite to the first main surface in a thickness direction of each of the positive lead terminal and the negative lead terminal, and an end surface which is provided between the first main surface and the second main surface and which includes a first recessed surface area and a second recessed surface area. The first recessed surface area extends from the first main surface. The second recessed surface area extends from the second main surface, includes a closest point closest to the first main surface, and includes an extension part that extends outward of the closest point and toward the second main surface.