Patents Examined by Metasebia T Retebo
-
Patent number: 11606089Abstract: A decoupling capacitance (decap) system which includes: a decap circuit electrically coupled between a first or second reference voltage rail and a first node; and a biasing circuit coupled between the first node and correspondingly the second or first reference voltage rail. Due to the series connection between the decap circuit and the biasing circuit, the voltage drop across the biasing circuit effectively reduces the voltage drop across the decap circuit so that the voltage drop across the decap circuit is less than a voltage drop across the decap system as whole.Type: GrantFiled: February 4, 2021Date of Patent: March 14, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Szu-Lin Liu, Yi-Hsiang Wang, Jaw-Juinn Horng
-
Patent number: 11595038Abstract: A control system includes a control unit. When turning a bidirectional switch element ON, the control unit controls the bidirectional switch element to cause a time lag between a first timing and a second timing. The first timing is a timing when a voltage equal to or higher than a threshold voltage is applied to one gate electrode selected from a first gate electrode and a second gate electrode. The one gate electrode is associated with one source electrode selected from a first source electrode and a second source electrode and having a lower potential than the other source electrode. The second timing is a timing when a voltage equal to or higher than a threshold voltage is applied to the other gate electrode associated with the other source electrode having a higher potential than the one source electrode.Type: GrantFiled: June 12, 2019Date of Patent: February 28, 2023Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Yusuke Kinoshita, Yasuhiro Yamada, Hidekazu Umeda
-
Patent number: 11588482Abstract: A signal processing circuit. In some embodiments, the signal processing circuit includes a first sample and hold circuit and a second sample and hold circuit. The first sample and hold circuit may include: a hold capacitor; an input switch connected between a common input node and the hold capacitor; a signal path amplifier having an input connected to the hold capacitor; and an output switch connected between an output of the signal path amplifier and a common output node. An input of a voltage feedback amplifier may be connected to the hold capacitor, and an output of the voltage feedback amplifier may be operatively coupled to an internal node of the input switch.Type: GrantFiled: November 1, 2021Date of Patent: February 21, 2023Assignee: HRL LABORATORIES, LLCInventors: Chan-Tang Tsen, Donald Hitko, Susan Morton
-
Patent number: 11588356Abstract: A wireless power transmission system comprising a wireless power transmitting device and a wireless power receiving device. The wireless power receiving device is configured to regulate power drawn during a power transfer phase to maintain a substantially steady power level that is less than or equal to a power consumption level demanded by an associated load. The wireless power transmitting device is configured to determine the presence of a foreign object by monitoring the power transmitted or the power received and identifying a characteristic change in steady state power indicative of the presence of a foreign object.Type: GrantFiled: March 31, 2020Date of Patent: February 21, 2023Assignee: Apple Inc.Inventor: Jeffrey Douglas Louis
-
Patent number: 11588476Abstract: An amplitude modulation circuit includes: first, second, and third input terminals; first and second output terminals; a current source; first and second transistors including a base electrically connected to the first and second input terminals, a collector electrically connected to the first and second output terminals, and an emitter electrically connected to a grounding terminal via the current source; first and second resistive elements electrically connected between the first and second output terminals and a power line; and a first MOS transistor including a drain connected to the first output terminal, a source connected to the second output terminal, and a gate connected to the third input terminal. The MOS transistor is configured to operate in a non-saturated region, and a resistance between the source and the drain of the MOS transistor is larger than resistances of the first and second resistive elements.Type: GrantFiled: November 9, 2021Date of Patent: February 21, 2023Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Hiroshi Uemura, Keiji Tanaka
-
Patent number: 11581886Abstract: There is provided a current detection circuit including: a current detection unit that detects a control current flowing between a control terminal of a semiconductor element of voltage-controlled type having a current detection terminal, and a drive circuit; an overcurrent detection unit that detects an overcurrent based on a result of comparing a sense voltage with a sense reference voltage, the sense voltage corresponding to a sense current flowing through the current detection terminal; and an adjustment unit that adjusts the sense reference voltage based on a detection result of the current detection unit.Type: GrantFiled: June 30, 2020Date of Patent: February 14, 2023Assignee: FUJI ELECTRIC CO., LTD.Inventor: Kazumi Takagiwa
-
Patent number: 11575376Abstract: A circuit for driving the voltage of a capacitive element between two voltage levels has at least one driver cell with a first pair of switches connected in series between a first terminal of a voltage source and the capacitive element, and a second pair of switches connected in series between a second terminal of the voltage source and the capacitive element. One or more non-dissipative elements may be connected between the common node of the first pair of switches and the common node of the second pair of switches. Combinations of switches from the driver cells may be activated and deactivated in a defined sequence to provide step-wise transfer of energy to the capacitive element. In one sequence, switches in a selected driver cell may subtract a specified voltage from an input voltage, bypass the selected driver cell, and add the specified voltage to the input voltage.Type: GrantFiled: September 25, 2020Date of Patent: February 7, 2023Assignee: NEOLITH LLCInventors: Tsz Yin Man, Chi Fan Yung, Bruce C. Larson
-
Patent number: 11575378Abstract: A multiplexing circuit includes an output terminal, a first type transistor, a second type transistor and an impedance circuit. The output terminal is arranged to output a serial output signal. The first type transistor is coupled between a first reference voltage and the output terminal. The second type transistor is coupled between a second reference voltage and the output terminal, wherein the first type is different from the second type. The impedance circuit is arranged to provide an impedance between a gate terminal of the first type transistor and the output terminal.Type: GrantFiled: August 30, 2021Date of Patent: February 7, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Chin Hua Wen
-
Patent number: 11575307Abstract: A drive device includes a driver configured to drive a high-side transistor and a low-side transistor; a first current detecting part for detecting one of an upper-side current that flows to the high-side transistor and a lower-side current that flows to the low-side transistor; a first current determining part that detects a sign of switching of a forward direction/reverse direction of the upper-side current or the lower-side current detected by the first current detecting part or the switching per se; and a slew rate adjusting part configured to control the driver such that a slew rate of the high-side transistor or the low-side transistor is adjusted according to a determination result of the first current determining part.Type: GrantFiled: October 26, 2021Date of Patent: February 7, 2023Assignee: ROHM CO., LTD.Inventor: Hisashi Sugie
-
Patent number: 11575377Abstract: In an embodiment, a switching circuit is provided that includes a Group III nitride-based semiconductor body including a first monolithically integrated Group III nitride-based transistor device and a second monolithically integrated Group III nitride based transistor device that are coupled to form a half-bridge circuit and are arranged on a common foreign substrate having a common doping level. The switching circuit is configured to operate the half-bridge circuit at a voltage of at least 300 V.Type: GrantFiled: April 22, 2021Date of Patent: February 7, 2023Assignee: Infineon Technologies Austria AGInventors: Hyeongnam Kim, Alain Charles, Mohamed Imam, Qin Lei, Chunhui Liu
-
Patent number: 11569066Abstract: Embodiments provided herein generally include apparatus, e.g., plasma processing systems, and methods for the plasma processing of a substrate in a processing chamber. Some embodiments are directed to a waveform generator. The waveform generator generally includes a first voltage stage having: a first voltage source; a first switch; and a second switch, where a first terminal of the first voltage source is coupled to a first terminal of the first switch, and where a second terminal of the first voltage source is coupled to a first terminal of the second switch. The waveform generator also includes a current stage coupled to a common node between second terminals of the first switch and the second switch, the current stage having a current source and a third switch coupled to the current source.Type: GrantFiled: June 23, 2021Date of Patent: January 31, 2023Inventors: Fabrice Cubaynes, Dmitry Grishin
-
Patent number: 11569809Abstract: A predriver circuit that controls driver elements includes a slope control circuit that separately controls inclination of slope of current from the driver elements, and inclination of slope of voltage from a driver circuit. A controller outputs, to the predriver circuit, a current control signal selected from a plurality of current control signals and a voltage control signal selected from a plurality of voltage control signals, to control the slope of current from the driver elements and the slope of voltage from the driver circuit.Type: GrantFiled: January 26, 2022Date of Patent: January 31, 2023Assignee: MAZDA MOTOR CORPORATIONInventors: Norihisa Fujii, Masahito Sonehara
-
Patent number: 11558048Abstract: A nanosecond pulser may include a plurality of switch modules, a transformer, and an output. Each of the plurality of switch modules may include one or more solid state switches. The transformer may include a core, at least one primary winding wound around at least a portion of the core, each of the plurality of switch modules may be coupled with the primary windings, and a plurality of secondary windings wound at least partially around a portion of the core. The output may output electrical pulses having a peak voltage greater than about 1 kilovolt and having a pulse width of less than about 1000 nanoseconds. The output may output electrical pulses having a peak voltage greater than about 5 kilovolts, a peak power greater than about 100 kilowatts, a pulse width between 10 nanoseconds and 1000 nanoseconds, a rise time less than about 50 nanoseconds, or some combination thereof.Type: GrantFiled: October 13, 2021Date of Patent: January 17, 2023Assignee: Eagle Harbor Technologies, Inc.Inventors: Kenneth E. Miller, Timothy Ziemba
-
Patent number: 11558051Abstract: An electronic power device including transistors formed on a circuit assembly formed of a plurality of layers. The layers include gate drive layers, gate return layers, and power layers. A gate drive circuit is formed on the circuit assembly, and is connected to the gate and source of each of the transistors through the gate drive layers and the gate return layers. A voltage supply connection is provided to each of the plurality of transistors interleaved through the power layers. The circuit assembly includes a multilayer circuit board and/or a multilayer ceramic substrate. The ceramic substrate includes the power layers and transistors. The gate drive and return layers and gate drive circuit may be formed within the ceramic substrate or the circuit board. The ceramic substrate may be located in a modular housing. The circuit board may be outside the modular housing or inside the modular housing.Type: GrantFiled: November 30, 2021Date of Patent: January 17, 2023Assignee: BAE Systems Controls Inc.Inventors: Nicholas A. Lemberg, Robert J. Vovos
-
Patent number: 11552629Abstract: A semiconductor device includes a first transistor that flows a current to a load, a current generation circuit that outputs a current corresponding to a power consumption of the first transistor, a temperature sensor, a resistor-capacitor network coupled between the current generation circuit and the temperature sensor and an overheat detection circuit coupled to a connection point of the current generation circuit and the resistor-capacitor network, wherein the resistor-capacitor network comprises a resistor and a capacitor corresponding to a thermal resistance and a thermal capacitance between the first transistor and the temperature sensor.Type: GrantFiled: June 16, 2021Date of Patent: January 10, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroki Nagatomi, Makoto Tanaka
-
Patent number: 11552628Abstract: An electrical switching system includes a constant-power controller and a switching device electrically coupled between a first node and a second node. The constant-power controller is configured to (a) generate a digital control signal to control the switching device, (b) control a duration of an active phase of the digital control signal at least partially based on a voltage across the switching device, and (c) control a peak value of the digital control signal to regulate a peak magnitude of current flowing through the switching device.Type: GrantFiled: March 10, 2021Date of Patent: January 10, 2023Assignee: MAXIM INTEGRATED PRODUCTS, INC.Inventors: Pietro Filoramo, Benedetto Marco Marietta, Carmelo Francesco Maria Marchese, Angelo Genova
-
Patent number: 11539362Abstract: A radio frequency (RF) switch includes a first terminal, a second terminal, a series switch circuit, a shunt switch circuit, an inductor and a reference voltage terminal. An RF signal at the first terminal. The series switch circuit is coupled to the first terminal, the second terminal, and the shunt switch circuit. The shunt switch circuit includes a sub-switch circuit, a transistor coupled to the sub-switch circuit, and a compensation capacitor parallel-coupled to the transistor. The inductor is coupled to the shunt switch circuit and the reference voltage terminal. When the RF signal is operated in a first frequency band, the first transistor is turned on for the shunt switch circuit and the inductor to provide a first impedance. When the RF signal is operated in a second frequency band, the first transistor is turned off for the shunt switch circuit and the inductor to provide a second impedance.Type: GrantFiled: December 29, 2021Date of Patent: December 27, 2022Assignee: RichWave Technology Corp.Inventors: Chih-Sheng Chen, Pei-Chuan Hsieh, Tsung-Han Lee
-
Patent number: 11533051Abstract: According to one embodiment, a semiconductor integrated circuit includes the following configuration. A first transistor has a source and a gate coupled to first and second voltage nodes respectively. A second transistor has a source and a gate coupled to third and second voltage nodes respectively. A third transistor is coupled between the first and second transistors. A fourth transistor has a source coupled to the first voltage node and a gate coupled to a first output node between the second and third transistors. A fifth transistor has a source coupled to the third voltage node, a gate coupled to the gate of the fourth transistor and a drain coupled to a drain of the fourth transistor. A sixth transistor has a gate supplied with a voltage output from a second output node between the fourth and fifth transistors and a source coupled to the first voltage node.Type: GrantFiled: September 10, 2021Date of Patent: December 20, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Eriko Shigesawa, Akio Ogura
-
Patent number: 11528025Abstract: A driver circuit is provided. The driver circuit comprises a power transistor and a gate driver circuit arrangement. The driver circuit is integrated in a package. In addition, the driver circuit comprises a terminal for an external transistor. The external transistor and the power transistor are controlled by the gate driver circuit arrangement in a mutually corresponding manner.Type: GrantFiled: October 23, 2020Date of Patent: December 13, 2022Assignee: Infineon Technologies AGInventors: Robert Illing, Christian Djelassi-Tscheck, Christof Glanzer
-
Patent number: 11522541Abstract: A semiconductor device of an embodiment includes: a power supply line and a ground line; a CMOS logic gate including a P-type MOSFET network connected to the power supply line, and an N-type MOSFET network connected to a ground line side of the P-type MOSFET network; and a P-type MOSFET and an N-type MOSFET configured to activate a parasitic capacitance of the CMOS logic gate by fixing an output signal level of the CMOS logic gate.Type: GrantFiled: August 31, 2021Date of Patent: December 6, 2022Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Joi Okugi, Daisuke Katori, Satoru Suzuki, Satoshi Kamiya