Patents Examined by Moin M Rahman
-
Patent number: 11270927Abstract: A package structure and method of forming the same are provided. The package structure includes a die, a TIV, an encapsulant, an adhesion promoter layer, a RDL structure and a conductive terminal. The TIV is laterally aside the die. The encapsulant laterally encapsulates the die and the TIV. The adhesion promoter layer is sandwiched between the TIV and the encapsulant. The RDL structure is electrically connected to the die and the TIV. The conductive terminal is electrically connected to the die through the RDL structure.Type: GrantFiled: August 22, 2019Date of Patent: March 8, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hung-Chun Cho, Hung-Jui Kuo, Yu-Hsiang Hu, Sih-Hao Liao, Wei-Chih Chen
-
Patent number: 11270928Abstract: A diode semiconductor structure is described. In one example, a diode device includes a substrate, a layer of first semiconductor material of a first doping type, a layer of intrinsic semiconductor material, and a layer of second semiconductor material of a second doping type. The diode device also includes a metal contact formed on the layer of first semiconductor material and a metal via formed from a backside of the substrate, through the substrate, and through the layer of first semiconductor material, where the metal via contacts a bottom surface of the metal contact on the layer of first semiconductor material. In this configuration, a direct electrical connection can be achieved between the backside of the substrate and the metal contact on the layer of first semiconductor material without the need for an additional metal connection, such as a metal air bridge, to the metal contact.Type: GrantFiled: April 2, 2020Date of Patent: March 8, 2022Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Andrzej Rozbicki, Belinda Simone Edmee Piernas, David Russell Hoag, James Joseph Brogle, Timothy Edward Boles
-
Patent number: 11264476Abstract: Systems, apparatus, and methods for initializing spin qubits with no external magnetic fields are described. An apparatus for quantum computing includes a quantum well and a pair of contacts. At least one of the contacts is formed of a ferromagnetic material. One of the contacts in the pair of contacts interfaces with a semiconductor material at a first position adjacent to the quantum well and the other contact in the pair of contacts interfaces with the semiconductor material at a second position adjacent to the quantum well. The ferromagnetic material initializes an electron or hole with a spin state prior to injection into the quantum well.Type: GrantFiled: December 27, 2016Date of Patent: March 1, 2022Assignee: Intel CorporationInventors: Sasikanth Manipatruni, Ravi Pillarisetty, Dmitri E. Nikonov, Ian A. Young, James S. Clarke
-
Patent number: 11257871Abstract: An organic light emitting diode display device includes an overcoating layer on a substrate having an emitting area and a non-emitting area and including a plurality of convex portions and a plurality of concave portions; a first electrode on the overcoating layer; a light emitting layer on the first electrode; and a second electrode on the light emitting layer, wherein the light emitting layer includes first, second and third emitting material layers sequentially under the second electrode, and wherein the first emitting material layer emits a first light of a first wavelength, the second emitting material layer emits the first light of the first wavelength, and the third emitting material layer emits a second light of a second wavelength different from the first wavelength.Type: GrantFiled: September 18, 2020Date of Patent: February 22, 2022Assignee: LG DISPLAY CO., LTD.Inventors: Kang-Ju Lee, Seung-Ryong Joung, Seong-Su Jeon, Tae-Shick Kim
-
Patent number: 11257767Abstract: A system and method for preventing cracks is provided. An embodiment comprises placing crack stoppers into a connection between a semiconductor die and a substrate. The crack stoppers may be in the shape of hollow or solid cylinders and may be placed so as to prevent any cracks from propagating through the crack stoppers.Type: GrantFiled: July 1, 2019Date of Patent: February 22, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Da-Yuan Shih
-
Patent number: 11251192Abstract: A semiconductor device includes a vertical stack of gate electrodes. The gate electrodes extend in different lengths to provide contact regions. The gate electrodes have a conductive region and an insulating region. Contact plugs fills contact holes that pass through the stack of gate electrodes in the contact regions. The contact plugs are connected to the gate electrodes. The contact plugs pass through a conductive region of one gate electrode and are electrically connected to the one gate electrode and pass through the insulating region of other gate electrodes in the contact region. The insulating region is disposed outside of the contact holes in a region in which the gate electrodes intersect the contact plugs.Type: GrantFiled: April 17, 2019Date of Patent: February 15, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: So Hyeon Lee
-
Patent number: 11251314Abstract: Representative methods of manufacturing memory devices include forming a transistor with a gate disposed over a workpiece, and forming an erase gate with a tip portion extending towards the workpiece. The transistor includes a source region and a drain region disposed in the workpiece proximate the gate. The erase gate is coupled to the gate of the transistor.Type: GrantFiled: August 27, 2020Date of Patent: February 15, 2022Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Alexander Kalnitsky, Hsiao-Chin Tuan, Felix Ying-Kit Tsui, Hau-Yan Lu
-
Patent number: 11251364Abstract: Embodiments herein provide film stacks that include a buffer layer; a synthetic ferrimagnet (SyF) coupling layer; and a capping layer, wherein the capping layer comprises one or more layers, and wherein the capping layer, the buffer layer, the SyF coupling layer, or a combination thereof, is not fabricated from Ru.Type: GrantFiled: January 27, 2020Date of Patent: February 15, 2022Assignee: Applied Materials, Inc.Inventors: Lin Xue, Chi Hong Ching, Jaesoo Ahn, Mahendra Pakala, Rongjun Wang
-
Patent number: 11251143Abstract: A semiconductor device includes: a semiconductor layer formed on a substrate; a first resin layer formed on the semiconductor layer; a second resin layer formed on the first resin layer; a first wiring layer that is formed on the semiconductor layer and is buried in the second resin layer; a second wiring layer that is formed on the second resin layer and the first wiring layer, and is electrically connected to the first wiring layer; and a first inorganic insulating film covering the second resin layer and the second wiring layer, wherein an area of the first wiring layer is larger than an area of the second wiring layer.Type: GrantFiled: September 17, 2019Date of Patent: February 15, 2022Assignee: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Masataka Watanabe, Naoya Kono, Takehiko Kikuchi
-
Patent number: 11244871Abstract: A method of fabricating semiconductor devices includes forming a plurality of first and second semiconductor nanosheets in p-type and n-type device regions, respectively. An n-type work function layer is deposited to surround each of the first and second semiconductor nanosheets. A passivation layer is deposited on the n-type work function layer to surround each of the first and second semiconductor nanosheets. A patterned mask is formed on the passivation layer in the n-type device region, and the n-type work function layer and the passivation layer in the p-type device region are removed in an etching process using the patterned mask as an etching mask. Then, the patterned mask is removed, and a p-type work function layer is deposited to surround the first semiconductor nanosheets and to cover the passivation layer.Type: GrantFiled: June 27, 2019Date of Patent: February 8, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Cheng Chiang, Chung-Wei Hsu, Lung-Kun Chu, Mao-Lin Huang, Jia-Ni Yu, Chih-Hao Wang
-
Patent number: 11239314Abstract: A MOSFET that has a drain region and a source region on an upper surface of a semiconductor substrate and a gate electrode that is formed on the semiconductor substrate, and an element separation insulating film that includes an opening portion which exposes an active region, on the semiconductor substrate, are formed. At this point, a gate leading-out interconnection that overlaps the element separation insulating film when viewed from above, and that is integrally combined with the gate electrode is formed in a position where the gate leading-out interconnection does not extend over a distance between both the drain region and the source region when viewed from above, on a region that is exposed from the gate electrode.Type: GrantFiled: February 1, 2019Date of Patent: February 1, 2022Assignee: HITACHI, LTD.Inventors: Masahiro Masunaga, Akio Shima, Shintaroh Sato, Ryo Kuwana
-
Patent number: 11232953Abstract: A semiconductor device includes a gate structure disposed over a channel region, a source/drain epitaxial layer disposed at a source/drain region, a nitrogen containing layer disposed on the source/drain epitaxial layer, a silicide layer disposed on the nitrogen containing layer, and a conductive contact disposed on the silicide layer.Type: GrantFiled: September 17, 2019Date of Patent: January 25, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Miao-Syuan Fan, Ching-Hua Lee, Ming-Te Chen, Jung-Wei Lee, Pei-Wei Lee
-
Patent number: 11233061Abstract: Semiconductor device and method of forming a semiconductor device are provided. A substrate is provided, and first gate structures and source/drain doped layers are formed on the substrate. A dielectric layer is formed on the substrate, covering the first gate structures and source/drain doped layers. A first groove is formed in the dielectric layer exposing the source/drain doped layer. The first groove includes a first-groove bottom part and a first-groove top part. The first-groove top part is larger than the first-groove bottom part, and a sidewall of the first-groove top part is recessed more into the dielectric layer with respect to a sidewall of the first-groove bottom part. A first conductive structure is formed in the first-groove bottom part, and an insulating layer is formed in the first-groove top part. A second conductive structure, connected to the first gate structure, is formed in the dielectric layer.Type: GrantFiled: August 29, 2019Date of Patent: January 25, 2022Assignees: Semiconductor Manufacturing International (Shanghai) Corporation, Semiconductor Manufacturing International (Beijing) CorporationInventor: Fei Zhou
-
Patent number: 11227978Abstract: A semiconductor device and a package structure are provided. The semiconductor device includes a substrate, a light-emitting structure, a first semiconductor layer, a second semiconductor layer and a first electrode. The light-emitting structure is on the substrate. The first semiconductor layer is on the light-emitting structure. The second semiconductor layer is between the first semiconductor layer and the light-emitting structure. The first electrode is on the second semiconductor layer. At least a portion of the first electrode is separated from the first semiconductor layer.Type: GrantFiled: November 11, 2019Date of Patent: January 18, 2022Assignee: Epistar CorporationInventors: Wen-Luh Liao, Cheng-Long Yeh, Ko-Yin Lai, Yao-Ru Chang, Yung-Fu Chang, Yi Hsiao, Shih-Chang Lee
-
Patent number: 11227949Abstract: A low specific on-resistance (Ron,sp) power semiconductor device includes a power device and a transient voltage suppressor (TVS); wherein the power device comprises a gate electrode, a drain electrode, a bulk electrode, a source electrode and a parasitic body diode, the bulk electrode and the source electrode are shorted, the TVS comprises an anode electrode and a cathode electrode, the drain electrode of the power device and the anode electrode of the TVS are connected by a first metal to form a high-voltage terminal electrode, the source electrode of the power device and the cathode electrode of the TVS are connected by a second metal to form a low-voltage terminal electrode.Type: GrantFiled: May 19, 2020Date of Patent: January 18, 2022Assignee: UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGY OF CHINAInventors: Ming Qiao, Longfei Liang, Yilei Lyu, Zhao Qi, Bo Zhang
-
Patent number: 11227909Abstract: According to one embodiment, a display device includes a first substrate, a second substrate opposing the first substrate, a wiring substrate connected to the first substrate, a cover member located on an opposite side to the first substrate so as to interpose the second substrate therebetween and a conductive layer maintained at a predetermined potential, and the first substrate includes an extension portion extending further from the second substrate, the wiring substrate is connected to the extension portion, the cover member includes a first surface opposing the extension portion, and the conductive layer overlaps the extension portion in plan view.Type: GrantFiled: March 27, 2020Date of Patent: January 18, 2022Assignee: Japan Display Inc.Inventor: Hirokazu Seki
-
Patent number: 11227867Abstract: A method for manufacturing a semiconductor device includes providing a substrate structure including a substrate, an interlayer dielectric layer, multiple trenches in the interlayer dielectric layer including first, second, third trenches for forming respective gate structures of first, second, and third transistors, forming an interface layer on the bottom of the trenches; forming a high-k dielectric layer on the interface layer and sidewalls of the trenches; forming a first PMOS work function adjustment layer on the high-k dielectric layer of the third trench; forming a second PMOS work function adjustment layer in the trenches after forming the first PMOS work function adjustment layer; forming an NMOS work function layer in the trenches after forming the second PMOS work function adjustment layer; and forming a barrier layer in the trenches after forming the NMOS work function layer and a metal gate layer on the barrier layer.Type: GrantFiled: March 29, 2017Date of Patent: January 18, 2022Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventor: Yong Li
-
Patent number: 11222817Abstract: A device relates to a semiconductor device. The semiconductor device includes a narrow-line bamboo microstructure integrated within a metal layer of the semiconductor device and a narrow-line polycrystalline microstructure. The narrow-line polycrystalline microstructure is integrated within the same metal layer as the narrow-line bamboo microstructure.Type: GrantFiled: March 30, 2020Date of Patent: January 11, 2022Assignee: Tessera, Inc.Inventors: Daniel C. Edelstein, Chih-Chao Yang
-
Patent number: 11217566Abstract: Disclosed are embodiments of apparatus and methods that provide light emitting displays with improved wide angle color viewing. A plurality of light emitting elements is arranged in a predetermined pattern and collectively creates a viewing plane. A portion of the light emitting elements are disposed in a primary orientation while the remainder of the light emitting element are disposed in a complementary orientation. Each light emitting element in a primary orientation is adjacent to a light emitting element in the complementary orientation. The spatial light emission pattern of the primary orientation is complementary to the spatial light emission pattern of the complementary orientation. Adjacent pairs of primary-complementary oriented light emitting elements cancel a substantial amount of color variation that would otherwise be seen when one varies the gaze angle upon the viewing plane.Type: GrantFiled: December 4, 2019Date of Patent: January 4, 2022Assignee: NanoLumens Acquisition, Inc.Inventor: Jorge Perez-Bravo
-
Patent number: 11217484Abstract: A method for fabricating a semiconductor device having a dielectric footing region includes forming a plurality of fin elements extending from a substrate. In some embodiments, a dielectric layer is deposited over each of the plurality of fin elements. After depositing the dielectric layer, a dummy gate electrode is formed over the plurality of fin elements and over the dielectric layer. In some examples, and after forming the dummy gate electrode, a first spacer layer is formed on opposing sidewalls of the dummy gate electrode and over the dielectric layer. In various embodiments, the dielectric layer extends laterally beneath the first spacer layer on each of the opposing sidewalls of the dummy gate electrode to provide the dielectric footing region.Type: GrantFiled: June 21, 2019Date of Patent: January 4, 2022Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng-Ting Chung, Ching-Wei Tsai, Kuan-Lun Cheng