Patents Examined by Mounir Amer
-
Patent number: 9552991Abstract: A method of making a monolithic three dimensional NAND string includes providing a stack of alternating first material layers and second material layers different from the first material layer over a substrate, etching the stack to form at least one trench in the stack, forming a blocking dielectric over a side wall of the at least one trench, forming a charge storage layer over the blocking dielectric in the at least one trench, forming a tunnel dielectric over the charge storage layer in the at least one trench and forming a semiconductor channel over the tunnel dielectric in the at least one trench.Type: GrantFiled: April 30, 2014Date of Patent: January 24, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Akira Matsudaira, James Kai, Yuan Zhang, Vinod Purayath, Donovan Lee
-
Patent number: 9530692Abstract: Provided is a method of forming a through wiring, including forming a first insulating film on a first surface and a second surface of a substrate; forming a through hole to pass through the first insulating film formed on the first surface side and the substrate; forming a second insulating film formed from a material different from that of the first insulating film on an inner wall of the through hole; forming a conductive film on the first insulating film formed on the second surface; forming an opening in the first insulating film by processing the first insulating film formed on the second surface; and filling an inner portion of the through hole with a conductive material by electrolytic plating using the conductive film exposed at the bottom portion of the through hole as a seed layer.Type: GrantFiled: February 9, 2015Date of Patent: December 27, 2016Assignee: CANON KABUSHIKI KAISHAInventors: Shinan Wang, Hideshi Kawasaki
-
Patent number: 9530699Abstract: A semiconductor device includes at least one first semiconductor fin formed on an nFET region of a semiconductor device and at least one second semiconductor fin formed on a pFET region. The at least one first semiconductor fin has an nFET channel region interposed between a pair of nFET source/drain regions. The at least one second semiconductor fin has a pFET channel region interposed between a pair of pFET source/drain regions. The an epitaxial liner is formed on only the pFET channel region of the at least one second semiconductor fin such that a first threshold voltage of the nFET channel region is different than a second threshold voltage of the pFET channel.Type: GrantFiled: December 30, 2015Date of Patent: December 27, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Pranita Kerber, Qiqing C. Ouyang, Alexander Reznicek
-
Patent number: 9508653Abstract: A method includes recording a wafer ID and a location ID of a device die in a database, and bonding the device die over a package substrate, wherein the device die and the package substrate are disposed in a package. A package ID is on the package. A mapping is established to link the wafer ID and the location ID of the device die to the package ID.Type: GrantFiled: September 18, 2013Date of Patent: November 29, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kewei Zuo, Wen-Yao Chang, Chien Rhone Wang
-
Patent number: 9508679Abstract: A mounting method of mounting chips on a substrate includes a temporarily-bonding process, and a main-bonding process. Temporarily-bonding process is to perform a first basic process, repeatedly depending on the number of the chips. First basic process includes a first step and a second step. First step is to align, on a first metal layer of the substrate, a second metal layer of each chip. Second step is to temporarily bond each chip by subjecting the first and second metal layers to solid phase diffusion bonding. Main-bonding process is to perform a second basic process, repeatedly depending on the number of the chips. Second basic process includes a third step and a fourth step. Third step is to recognize a position of each chip temporarily mounted on the substrate. Fourth step is to firmly bond each chip by subjecting the first and second metal layers to liquid phase diffusion bonding.Type: GrantFiled: March 11, 2013Date of Patent: November 29, 2016Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Mitsuhiko Ueda, Yoshiharu Sanagawa, Takanori Aketa, Shintaro Hayashi
-
Patent number: 9502403Abstract: A method for fabricating a semiconductor device includes providing a semiconductor substrate, forming on the semiconductor substrate a dummy gate interface layer and a dummy gate of a core device and a gate interface layer and a dummy gate of an IO device, removing the dummy gates of the core and IO devices, removing the dummy gate interface layer of the core device, forming a gate interface layer in the original location of the removed dummy gate interface layer, forming a high-k dielectric layer each on the gate interface layer of the core and IO devices, and submitting the semiconductor substrate to a high-pressure fluorine annealing. The high-pressure fluorine annealing causes the gate interface layer and the high-k dielectric layer of the core and IO devices to be doped with fluoride ions.Type: GrantFiled: January 30, 2014Date of Patent: November 22, 2016Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Xinyun Xie
-
Patent number: 9502304Abstract: Embodiments of semiconductor devices and driver circuits include a semiconductor substrate having a first conductivity type, an isolation structure (including a sinker region and a buried layer), an active device within area of the substrate contained by the isolation structure, and a diode circuit. The buried layer is positioned below the top substrate surface, and has a second conductivity type. The sinker region extends between the top substrate surface and the buried layer, and has the second conductivity type. The active device includes a drain region of the second conductivity type, and the diode circuit is connected between the isolation structure and the drain region. The diode circuit may include one or more Schottky diodes and/or PN junction diodes. In further embodiments, the diode circuit may include one or more resistive networks in series and/or parallel with the Schottky and/or PN diode(s).Type: GrantFiled: September 4, 2015Date of Patent: November 22, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Weize Chen, Hubert M. Bode, Richard J. De Souza, Patrice M. Parris
-
Patent number: 9484447Abstract: A nanowire device having a plurality of internal spacers and a method for forming said internal spacers are disclosed. In an embodiment, a semiconductor device comprises a nanowire stack disposed above a substrate, the nanowire stack having a plurality of vertically-stacked nanowires, a gate structure wrapped around each of the plurality of nanowires, defining a channel region of the device, the gate structure having gate sidewalls, a pair of source/drain regions on opposite sides of the channel region; and an internal spacer on a portion of the gate sidewall between two adjacent nanowires, internal to the nanowire stack. In an embodiment, the internal spacers are formed by depositing spacer material in dimples etched adjacent to the channel region. In an embodiment, the dimples are etched through the channel region. In another embodiment, the dimples are etched through the source/drain region.Type: GrantFiled: June 29, 2012Date of Patent: November 1, 2016Assignee: Intel CorporationInventors: Seiyon Kim, Kelin J. Kuhn, Tahir Ghani, Anand S. Murthy, Mark Armstrong, Rafael Rios, Abhijit Jayant Pethe, Willy Rachmady
-
Patent number: 9470856Abstract: A method of manufacturing a photoelectric composite substrate, includes: aligning and fixing an optical element having a solder terminal to an optical waveguide for forming a path of an optical signal on a printed circuit board; mounting the optical waveguide, to which the optical element is fixed, on the printed circuit board; and welding the solder terminal to an electrode of a package installed on the printed circuit board or an electrode of the printed circuit board.Type: GrantFiled: September 18, 2013Date of Patent: October 18, 2016Assignee: FUJITSU LIMITEDInventors: Tetsuro Yamada, Akiko Matsui, Yoshiyuki Hiroshima, Takahiro Ooi, Kohei Choraku
-
Patent number: 9466640Abstract: A method of manufacturing a semiconductor apparatus, comprising forming a structure including an insulating layer on a substrate, and an electrode on the structure, forming an insulating first film covering the electrode and the structure, forming an opening in a projection, of the first film, formed by a step between upper faces of the electrode and the structure, to expose part of the upper face of the electrode as a first portion, forming a second film covering the first film and the first portion, forming a protective film in the opening by processing the second film, the protective film covering a side face defining the opening and the first portion and being not formed on an upper face of the projection, and forming a third film on the first film and the protective film by spin coating.Type: GrantFiled: February 5, 2015Date of Patent: October 11, 2016Assignee: CANON KABUSHIKI KAISHAInventors: Naoki Inatani, Daisuke Shimoyama, Kei Aoki, Masaki Kurihara
-
Patent number: 9461213Abstract: A LED sub-mount includes a substrate body and a plurality of first electrical-conductive layers. The substrate body has a first surface. The first electrical-conductive layers are positioned on the first surface of the substrate body, wherein the first surface between every adjacent two of the first electrical-conductive layers has an adhesive-filling groove.Type: GrantFiled: February 7, 2014Date of Patent: October 4, 2016Assignee: Lextar Electronics CorporationInventors: Chia-En Lee, Cheng-Ta Kuo, Der-Ling Hsia
-
Patent number: 9443790Abstract: A semiconductor device includes a semiconductor substrate having a first surface, a through silicon via (TSV) that is formed so that at least a part thereof penetrates through the semiconductor substrate, and an insulation ring. The insulation ring is formed so as to penetrate through the semiconductor substrate and so as to surround the TSV. The insulation ring includes a tapered portion and a vertical portion. The tapered portion has a sectional area which is gradually decreased from the first surface toward a thickness direction of the semiconductor substrate. The vertical portion has a constant sectional area smaller than the tapered portion.Type: GrantFiled: January 22, 2014Date of Patent: September 13, 2016Assignee: PS4 Luxco S.a.r.l.Inventor: Osamu Fujita
-
Patent number: 9437266Abstract: A programmable metallization device comprises a first electrode and a second electrode, and a dielectric layer, a conductive ion-barrier layer, and an ion-supplying layer in series between the first and second electrodes. In operation, a conductive bridge is formed or destructed in the dielectric layer to represent a data value using bias voltages having the same polarity, enabling the use of diode access devices. To form a conductive bridge, a bias is applied that is high enough to cause ions to penetrate the conductive ion-barrier layer into the dielectric layer, which then form filaments or bridges. To destruct the conductive bridge, a bias of the same polarity is applied that causes current to flow through the structure, while ion flow is blocked by the conductive ion-barrier layer. As a result of Joule heating, any bridge in the dielectric layer disintegrates.Type: GrantFiled: November 13, 2012Date of Patent: September 6, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Feng-Ming Lee, Yu-Yu Lin, Ming-Hsiu Lee
-
Patent number: 9425212Abstract: Isolated and bulk semiconductor devices formed on a same bulk substrate and methods to form such devices are described. For example, a semiconductor structure includes a first semiconductor device having a first semiconductor body disposed on a bulk substrate. The first semiconductor body has an uppermost surface with a first horizontal plane. The semiconductor structure also includes a second semiconductor device having a second semiconductor body disposed on an isolation pedestal. The isolation pedestal is disposed on the bulk substrate. The second semiconductor body has an uppermost surface with a second horizontal plane. The first and second horizontal planes are co-planar.Type: GrantFiled: June 29, 2012Date of Patent: August 23, 2016Assignee: Intel CorporationInventors: Annalisa Cappellani, Kelin J. Kuhn, Rafael Rios, Harry Gomez
-
Patent number: 9425040Abstract: A method of forming a laminated film includes forming a silicon oxide film on a plurality of target objects loaded in a reaction chamber, and forming a silicon oxynitride film on the plurality of target objects by supplying a silicon source, an oxidizing agent and a nitride agent to the reaction chamber, wherein forming the silicon oxide film and forming the silicon oxynitride film are repeatedly performed for a predetermined number of times on the plurality of target objects to form a laminated film including the silicon oxynitride film and the silicon oxide film.Type: GrantFiled: September 17, 2013Date of Patent: August 23, 2016Assignee: TOKYO ELECTRON LIMITEDInventors: Tomoyuki Obu, Masaki Kurokawa, Hiroki Iriuda
-
Patent number: 9425280Abstract: One method disclosed herein includes forming at least one sacrificial sidewall spacer adjacent a sacrificial gate structure that is formed above a semiconducting substrate, removing at least a portion of the sacrificial gate structure to thereby define a gate cavity that is laterally defined by the sacrificial spacer, forming a replacement gate structure in the gate cavity, removing the sacrificial spacer to thereby define a spacer cavity adjacent the replacement gate structure, and forming a low-k spacer in the spacer cavity. A novel device disclosed herein includes a gate structure positioned above a semiconducting substrate, wherein the gate insulation layer has two upstanding portions that are substantially vertically oriented relative to an upper surface of the substrate. The device further includes a low-k sidewall spacer positioned adjacent each of the vertically oriented upstanding portions of the gate insulation layer.Type: GrantFiled: May 13, 2015Date of Patent: August 23, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Xiuyu Cai, Ruilong Xie, Xunyuan Zhang
-
Patent number: 9425075Abstract: The present disclosure suppresses oxidation of a base film on a substrate surface during the formation of an oxide film. A method of manufacturing a semiconductor device according to the present disclosure includes forming an initial layer including a predetermined element and having a thickness of several atomic layers on a substrate in a process chamber by supplying a predetermined-element-containing gas to the substrate, and forming an oxide film including the predetermined element on the initial layer by performing a cycle a predetermined number of times, the cycle including supplying a precursor gas including the predetermined element to the substrate in the process chamber and supplying an oxygen-containing gas and a hydrogen-containing gas to the substrate heated in the process chamber under a pressure lower than an atmospheric pressure.Type: GrantFiled: January 30, 2014Date of Patent: August 23, 2016Assignee: HITACHI KOKUSAI ELECTRIC INC.Inventors: Atsushi Sano, Yoshiro Hirose, Naonori Akae
-
Patent number: 9419117Abstract: The present invention is directed to a semiconductor device including a semiconductor chip formed with an SiC-IGBT including an SiC semiconductor layer, a first conductive-type collector region formed such that the collector region is exposed on a second surface of the SiC semiconductor layer, a second conductive-type base region formed such that the base region is in contact with the collector region, a first conductive-type channel region formed such that the channel region is in contact with the base region, a second conductive-type emitter region formed such that the emitter region is in contact with the channel region to define a portion of a first surface of the SiC semiconductor layer, a collector electrode connected to the collector region, and an emitter electrode connected to the emitter region, and a MOSFET including a second conductive-type source region electrically connected to the emitter electrode and a second conductive-type drain region electrically connected to the collector electrode, theType: GrantFiled: July 30, 2012Date of Patent: August 16, 2016Assignee: ROHM CO., LTD.Inventors: Masatoshi Aketa, Yuki Nakano
-
Patent number: 9406682Abstract: After forming a plurality of first semiconductor fins having a first spacing in a logic device region and a plurality of second semiconductor fins having a second spacing in a memory device region, sacrificial spacers are formed on sidewalls of the plurality of the first semiconductor fins and the plurality of the second semiconductor fins to completely fill spaces between the plurality of first semiconductor fins, but only partially fill spaces between second semiconductor fins. Next, dielectric barrier layer portions are formed in gaps between the sacrificial spacers. After removal of the sacrificial spacers, an entirety of the plurality of first semiconductor fins is laterally enclosed by a corresponding pair of neighboring dielectric barrier layers, while each of the plurality of second semiconductor fins is laterally enclosed by a corresponding pair of neighboring dielectric barrier layer portions.Type: GrantFiled: September 12, 2014Date of Patent: August 2, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghavan S. Basker, Kangguo Cheng, Ali Khakifirooz
-
Patent number: 9401473Abstract: A RRAM device having a diode device structure coupled to a variable resistance layer is disclosed. The diode device structure can either be embedded into or fabricated over the substrate. A memory device having an array of said RRAM devices can be fabricated with multiple common bit lines and common word lines.Type: GrantFiled: November 20, 2012Date of Patent: July 26, 2016Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Shyue Seng Tan, Eng Huat Toh, Elgin Quek