Abstract: A system for debugging the computer program present in read-only memory (ROM) contains a debugger, a processor, read-only memory, a bus and a hardware debugging support module. The hardware debugging support module contains a first register called the range start register, a second register called the range end register and a comparator. The debugger uses a list of “n” user specified break points to divide a computer program into “n+1” regions, each of which has a start address and an end address. The first register and the second register of the hardware debugging support module are programmed with the start address and end address of a region which contains a specific address. The comparator is connected to the first register and second register of the hardware debugging support module and is also connected to the bus which connects the read-only memory to the processor.
Type:
Grant
Filed:
August 14, 1998
Date of Patent:
January 30, 2001
Assignee:
Lucent Technologies, Inc.
Inventors:
Ramesh V. Peri, Sanjay Jinturkar, Lincoln Fajardo, Jay Wilshire
Abstract: A software architecture for the hot add and swap of adapters. The software architecture allows users to replace failed components, upgrade outdated components, and add new functionality, such as new network interfaces, disk interface adapters and storage, without impacting existing users. The software architecture supports the hot add and swap of off-the-shelf adapters, including those adapters that are programmable.
Type:
Grant
Filed:
October 1, 1997
Date of Patent:
January 9, 2001
Assignee:
Micron Electronics, Inc.
Inventors:
Walter August Wallach, Mehrdad Khalili, Mallikarjunan Mahalingam, John M. Reed
Abstract: A data processing apparatus and method is provided, wherein in a first mode of operation, data of a first data type is processed, and in a second mode of operation, data of a second data type consisting of an even multiple of data words is processed. The data processing apparatus comprises a register bank having a plurality of data slots for storing data words of data of said first type data and data words of data of said second type data, and transfer logic, responsive to a store instruction, to control the storing of the data words in the register bank to a memory. Further, a format register is provided for storing format data indicating the distribution in the register bank of data words of data of said first data type and data words of data of said second data type.
Abstract: The invention pertains to a method and apparatus for implementing a real time control program in a non-real time operating system running on a processor of a PC system, wherein a change of environment from the non-real time operating system to the real time control program and a change of environment from the real time control program to the non-real time operating system are carried out by means of interrupt calls of an internal interrupt source of the PC system in an operating cycle so that run times are allocated to both the real time control program and the non-real time operating system in an operating cycle.
Abstract: An in-system debugging (ISD) capability is incorporated into a production microcontroller. The ISD capability is incorporated without the costly addition of any extra pins to read out the data for debugging by using the oscillator pins of the production microcontroller to read out the data. Building such an ISD capability into the microcontroller, enables debugging to be performed on the actual production board (instead of a special debug board) having the actual production microcontroller (instead of a bond-out microcontroller). This allows designers to debug programming using the actual production system instead of an emulation system.
Type:
Grant
Filed:
December 12, 1997
Date of Patent:
December 12, 2000
Assignee:
Scenix Semiconductor, Inc.
Inventors:
Kinyue Szeto, Charles M. Gracey, III, Chuck C. W. Cheng
Abstract: A system and method for providing transaction indivisibility in a transaction processing system through the use of commonly-accessible modules for monitoring and maintaining proper source message sequencing is provided. A source message is transmitted from the host processing unit upon recovery of a failure of the host processing unit, where the source message includes information destined for the database, and an identifying sequence number. The identifying sequence number is compared to a stored sequence number, where the stored sequence number is associated with an immediately preceding source message received prior to the failure of the host processing unit. A source message indivisibility failure is indicated where the identifying sequence number is not consecutive with respect to the stored sequence number, while the source message is added to a message execution queue if the identifying sequence number is consecutive with respect to the stored sequence number.
Type:
Grant
Filed:
December 23, 1997
Date of Patent:
December 12, 2000
Assignee:
Unisys Corporation
Inventors:
Michael James Hill, Thomas Pearson Cooper, Dennis Richard Konrad, Thomas L. Nowatzki
Abstract: A communication control software application is used in a user communication device having a processor and associated memory. The processor controls a display and a user input device. A communications terminal transmits and receives electronic mail. The communication control software application includes a phone application stored in the memory, the phone application including a business card database storing plural business cards. Each business card identifies characteristics of a particular card provider who electronic mail is to be sent to or received from. One or more of the business cards includes an associated business card agent defined by an agent software routine controlling how electronic mail is communicated between the user and the particular provider. A messaging application initiates communications to transmit or receive electronic mail.
Abstract: A non-uniform memory access (NUMA) computer system includes at least two nodes coupled by a node interconnect, where at least one of the nodes includes a processor for servicing interrupts. The nodes are partitioned into external interrupt domains so that an external interrupt is always presented to a processor within the external interrupt domain in which the interrupt occurs. Although each external interrupt domain typically includes only a single node, interrupt channeling or interrupt funneling may be implemented to route external interrupts across node boundaries for presentation to a processor. Once presented to a processor, interrupt handling software may then execute on any processor to service the external interrupt. Servicing external interrupts is expedited by reducing the size of the interrupt handler polling chain as compared to prior art methods.
Type:
Grant
Filed:
December 17, 1998
Date of Patent:
November 14, 2000
Assignee:
International Business Machines Corporation
Inventors:
Gary Dale Carpenter, Philippe Louis deBacker, Mark Edward Dean, David Brian Glasco, Ronald Lynn Rockhold
Abstract: A single-chip multiprocessor (2, 102) is disclosed. The multiprocessor (2, 102) includes multiple central processing units, or CPUs, (10, 110) that share a floating-point unit (5, 105). The floating-point unit (5, 105) may receive floating-point instruction codes from either or both of the multiple CPUs (10, 110) in the multiprocessor (2, 102), and includes circuitry (52) for decoding the floating-point instructions for execution by its execution circuitry (65). A dispatch unit (56) in the floating-point unit (5, 105) performs arbitration between floating-point instructions if more than one of the CPUs (10, 110) is forwarding instructions to the floating-point unit (5, 105) at the same time. Dedicated register banks, preferably in the form of stacks (60), are provided in the floating-point unit (5, 105).
Abstract: Embodiments of the present invention provide a stack renaming method and apparatus for stack based processors. Using principles of the present invention, a stack can be accessed simultaneously by one or more functional units in a stack processor. The stack apparatus includes a stack renaming unit capable of renaming a logical stack address to a real stack address. Each logical stack address corresponds to a storage element in the stack renaming unit which stores a real stack address. A circular counter is used in the stack renaming unit to sequentially cycle through each of the logical stack addresses. The real stack addresses corresponding to each of the logical stack addresses can be stored out of order in the stack renaming unit. A stack control unit is coupled to the stack renaming unit and provides one or more control signals to the stack renaming unit and coordinates the operation of the stack renaming unit within the stack apparatus.
Abstract: A data recirculation apparatus for a data processing system includes at least one output buffer from which data are output onto an interconnect, a plurality of input storage areas from which data are selected for storage within the output buffer, and selection logic that selects data from the plurality of input storage areas for storage within the output buffer. In addition, the data recirculation apparatus includes buffer control logic that, in response to a determination that a particular datum has stalled in the output buffer, causes the particular datum to be removed from the output buffer and stored in one of the plurality of input storage areas. In one embodiment, the recirculated data has a dedicated input storage area.
Type:
Grant
Filed:
September 21, 1998
Date of Patent:
November 7, 2000
Assignee:
International Business Machines Corporation
Inventors:
John Peyton Bannister, Gary Dale Carpenter, David Brian Glasco
Abstract: A reorder buffer is configured into multiple lines of storage, wherein a line of storage includes sufficient storage for instruction results regarding a predefined maximum number of concurrently dispatchable instructions. A line of storage is allocated whenever one or more instructions are dispatched. A microprocessor employing the reorder buffer is also configured with fixed, symmetrical issue positions. The symmetrical nature of the issue positions may increase the average number of instructions to be concurrently dispatched and executed by the microprocessor. The average number of unused locations within the line decreases as the average number of concurrently dispatched instructions increases. One particular implementation of the reorder buffer includes a future file. The future file comprises a storage location corresponding to each register within the microprocessor.
Abstract: A storage application programming interface (SAPI) engine is included in a hard disk drive (HDD). The SAPI engine operation is based on intelligent recognition of a plurality of different data objects characterized by type and/or size. The SAPI engine assigns a SAPI descriptor to data objects during its analysis recognition process. The SAPI descriptor identifies the type of the data object, and is used by the HDD to map the data object to a unique logical object address (LOA) space of the HDD tailored to characteristics of the particular disk drive. Using the SAPI descriptor assigned by the SAPI engine enables the HDD to more efficiently store data objects being sent by applications on a host computing system to the disk drive. The efficient storage by the HDD provides a system having improved access performance.
Type:
Grant
Filed:
January 20, 1998
Date of Patent:
October 3, 2000
Assignee:
Quantum Corporation
Inventors:
Joel N. Harrison, Satish L. Rege, Frederick R. Carlson, Jr.
Abstract: An apparatus for decoupling input/output (I/O) from host processing through main memory. A command packet architecture and distributed burst engine for communicating data to an I/O device without using memory mapped I/O or host processor synchronization. The packet architecture includes a header having fields for linking packets in a list with physical and virtual addresses, thereby eliminating address translations. The distributed burst engine includes buffers and controllers for bursting the linked lists of packets between main memory and the I/O device. Doorbell registers are included for the host processor to indicate to the DBE that an event has occurred. The distributed burst engine is versatile enough to be bus independent and located virtually anywhere between main memory and the I/O device, such as a bus bridge.
Type:
Grant
Filed:
September 30, 1997
Date of Patent:
October 3, 2000
Assignee:
Compaq Computer Corporation
Inventors:
Michael P. Moriarty, Thomas J. Bonola, Brian T. Purcell
Abstract: A microcomputer MCU adopting the general purpose register method is enabled to have a small program capacity or a high program memory using efficiency and a low system cost, while enjoying the advantage of simplification of the instruction decoding as in the RISC machine having a fixed length instruction format of the prior art, by adopting a fixed length instruction format having a power of 2 but a smaller bit number than that of the maximum data word length fed for instruction execution. And, the control of the coded division is executed by noting the code bits.
Abstract: An instruction queue is physically divided into two (or more) instruction queues. Each instruction queue is configured to store a dependency vector for each instruction operation stored in that instruction queue. The dependency vector is evaluated to determine if the corresponding instruction operation may be scheduled for execution. Instruction scheduling logic in each physical queue may schedule instruction operations based on the instruction operations stored in that physical queue independent of the scheduling logic in other queues. The instruction queues evaluate the dependency vector in portions, during different phases of the clock. During a first phase, a first instruction queue evaluates a first portion of the dependency vectors and generates a set of intermediate scheduling request signals. During a second phase, the first instruction queue evaluates a second portion of the dependency vector and the intermediate scheduling request signal to generate a scheduling request signal.
Abstract: A modular state machine, and associated method permits reuse of modular portions of the state machine. Instead of duplicating identical groups of states of the state machine, jumps are provided to a modular portion of the state machine formed of a group of states. The circuit area required to implement the state machine is thereby reduced.
Abstract: A non-uniform memory access (NUMA) computer system includes first and second processing nodes that are each coupled to a node interconnect. The first processing node includes a system memory and first and second processors that each have a respective one of first and second cache hierarchies, which are coupled for communication by a local interconnect. The second processing node includes at least a system memory and a third processor having a third cache hierarchy. The first cache hierarchy and the third cache hierarchy are permitted to concurrently store an unmodified copy of a particular cache line in a Recent coherency state from which the copy of the particular cache line can be sourced by shared intervention.
Type:
Grant
Filed:
February 10, 1999
Date of Patent:
September 5, 2000
Assignee:
International Business Machines Corporation
Inventors:
Gary Dale Carpenter, Mark Edward Dean, David Brian Glasco
Abstract: A floating point unit capable of executing multiple instructions in a single clock cycle using a central window and a register map is disclosed. The floating point unit comprises: a plurality of translation units, a future file, a central window, a plurality of functional units, a result queue, and a plurality of physical registers. The floating point unit receives speculative instructions, decodes them, and then stores them in the central window. Speculative top of stack values are generated for each instruction during decoding. Top of stack relative operands are computed to physical registers using a register map. Register stack exchange operations are performed during decoding. Instructions are then stored in the central window, which selects the oldest stored instructions to be issued to each functional pipeline and issues them. Conversion units convert the instruction's operands to an internal format, and normalization units detect and normalize any denormal operands.
Abstract: A non-uniform memory access (NUMA) computer system includes first and second processing nodes that are coupled together. The first processing node includes a system memory and first and second processors that each have a respective associated cache hierarchy. The second processing node includes at least a third processor and a system memory. If the cache hierarchy of the first processor holds an unmodified copy of a cache line and receives a request for the cache line from the third processor, the cache hierarchy of the first processor sources the requested cache line to the third processor and retains a copy of the cache line in a Recent coherency state from which the cache hierarchy of the first processor can source the cache line in response to subsequent requests.
Type:
Grant
Filed:
December 17, 1998
Date of Patent:
August 22, 2000
Assignee:
International Business Machines Corporation