Abstract: A MEMS capacitive transducer with increased robustness and resilience to acoustic shock. The transducer structure includes a flexible membrane supported between a first volume and a second volume, and at least one variable vent structure in communication with at least one of the first and second volumes. The variable vent structure includes at least one moveable portion which is moveable in response to a pressure differential across the moveable portion so as to vary the size of a flow path through the vent structure. The variable vent may be formed through the membrane and the moveable portion may be a part of the membrane, defined by one or more channels, that is deflectable away from the surface of the membrane. The variable vent is preferably closed in the normal range of pressure differentials but opens at high pressure differentials to provide more rapid equalization of the air volumes above and below the membrane.
Type:
Grant
Filed:
December 4, 2015
Date of Patent:
November 8, 2016
Assignee:
Cirrus Logic, Inc.
Inventors:
Colin Robert Jenkins, Tsjerk Hans Hoekstra, Euan James Boyd
Abstract: A semiconductor package includes a first package substrate, a first semiconductor chip disposed on the first package substrate, the semiconductor chip including first through hole vias, and a chip package disposed on the first semiconductor chip, the chip package including a second package substrate and a second semiconductor chip disposed on the second package substrate, wherein a first conductive terminal is disposed on a first surface of the semiconductor chip and a second conductive terminal is disposed on a first surface of the second package substrate, the first conductive terminal disposed on the second conductive terminal.
Abstract: An inductor shielding structure includes a first conductive layer including a plurality of first conductive lines having a first width and a plurality of second conductive lines having a second width. The inductor shielding structure further includes a second conductive layer over the first conductive layer. The second conductive layer includes at least one third conductive line having a third width and a plurality of fourth conductive lines having a fourth width. Each conductive line of the at least one third conductive line is parallel to each conductive line of the plurality of first conductive lines. Each conductive line of the plurality of fourth conductive lines is parallel to each conductive line of the plurality of second conductive lines. The first width is different from the second width, or the third width is different from the fourth width.
Abstract: An integrated circuit including a self-aligned under bump metal pad formed on a top metal interconnect level in a connection opening in a dielectric layer, with a solder ball formed on the self-aligned under bump metal pad. Processes of forming integrated circuits including a self-aligned under bump metal pad formed on a top metal interconnect level in a connection opening in a dielectric layer, by a process of forming one or more metal layers on the interconnect level and the dielectric layer, selectively removing the metal from over the dielectric layer, and subsequently forming a solder ball on the self-aligned under bump metal pad. Some examples include additional metal layers formed after the selective removal process, and may include an additional selective removal process on the additional metal layers.
Abstract: A semiconductor device is disclosed. The semiconductor comprises a field effect transistor (FET) provided in a substrate, the FET including a plurality of gates, sources, and drains each extending in parallel along a longitudinal direction of the gates, the sources, and the drains; an upper electrode provided above the substrate with an insulating layer therebetween, the upper electrode having an opening where the FET is disposed, and a plurality of source extractions each connected to respective sources through via structures passing the insulating layer and to the upper electrode, the source extractions extending along the longitudinal direction.
Abstract: Disclosed herein is a method for manufacturing a package structure. According to an exemplary embodiment of the present invention, the method for manufacturing a package structure includes: preparing a die having a metal pillar disposed on one surface thereof; bonding the die on the metal plate to allow the metal pillar to face the outside; forming an insulating film covering the metal plate and the die; buffing the insulating film so as to expose the metal pillar; and manufacturing a first package structure by forming a circuit structure electrically connected to the metal pillar on the insulating film.
Abstract: Provided is a near-infrared absorptive compositions capable of reducing unevenness in the coated surface profile and variation in near-infrared absorptive ability when the near-infrared absorptive compositions are formed into films. The near-infrared absorptive composition comprises a copper complex and a solvent, wherein the near-infrared absorptive composition has a solid content of 10 to 90% by mass and the solvent has a boiling point of 90 to 200° C.
Type:
Grant
Filed:
January 23, 2015
Date of Patent:
October 11, 2016
Assignee:
FUJIFILM Corporation
Inventors:
Naotsugu Muro, Hideki Takakuwa, Seongmu Bak
Abstract: A silicon germanium on insulator (SGOI) wafer having nFET and pFET regions is accessed, the SGOI wafer having a silicon germanium (SiGe) layer having a first germanium (Ge) concentration, and a first oxide layer over nFET and pFET and removing the first oxide layer over the pFET. Then, increasing the first Ge concentration in the SiGe layer in the pFET to a second Ge concentration and removing the first oxide layer over the nFET. Then, recessing the SiGe layer of the first Ge concentration in the nFET so that the SiGe layer is in plane with the SiGe layer in the pFET of the second Ge concentration. Then, growing a silicon (Si) layer over the SGOI in the nFET and a SiGe layer of a third concentration in the pFET, where the SiGe layer of a third concentration is in plane with the grown nFET Si layer.
Type:
Grant
Filed:
March 22, 2016
Date of Patent:
October 11, 2016
Assignee:
International Business Machines Corporation
Inventors:
Gen P. Lauer, Isaac Lauer, Alexander Reznicek, Jeffrey W. Sleight
Abstract: An organic light emitting display includes: a substrate; a first electrode on the substrate; an organic light emitting layer on the first electrode; a second electrode formed on the organic light emitting layer; a non-resonance reflection inducing layer on the second electrode; and a capping layer on the non-resonance reflection inducing layer.
Type:
Grant
Filed:
March 16, 2015
Date of Patent:
October 11, 2016
Assignee:
Samsung Display Co., Ltd.
Inventors:
Nam Su Kang, Ji Hye Shim, Ji Hwan Yoon, Chang Ho Lee, Hyun Ju Choi
Abstract: An interposer includes a core dielectric material, a conductive pipe penetrating through the core dielectric material, and a metal pad underlying the conductive pipe. The metal pad includes a center portion overlapped by a region encircled by the conductive pipe, and an outer portion in contact with the conductive pipe. A dielectric layer is underlying the core dielectric material and the metal pad. A via is in the dielectric layer, wherein the via is in physical contact with the center portion of the metal pad.
Abstract: In one general aspect, an apparatus can include a semiconductor region including a silicon carbide material and a junction termination extension implant region disposed in the semiconductor region. The apparatus can include a low interface state density portion of a dielectric layer having at least a portion in contact with the junction termination extension implant region.
Abstract: A semiconductor module uses pin bonding and improves cooling capacity. The semiconductor module includes a semiconductor element; a pin electrically and thermally connected to an upper surface of the semiconductor element; a pin wiring substrate having a first metal film and a second metal film respectively provided on the rear and front surfaces of a pin wiring insulating substrate, the first metal film being bonded to the pin; a first DCB substrate having a third metal film and a fourth metal film respectively provided on the rear and front surfaces of a first ceramic insulating substrate, the third metal film being bonded to a lower surface of the semiconductor element; a first cooler thermally connected to the fourth metal film; and a second cooler that thermally connected to the second metal film.
Abstract: The present invention provides a semiconductor device. The semiconductor device comprises: a metal pad and a first specific metal layer routing. The metal pad is positioned on a first metal layer of the semiconductor device. The first specific metal layer routing is formed on a second metal layer of the semiconductor device, and directly under the metal pad.
Type:
Grant
Filed:
January 28, 2014
Date of Patent:
September 27, 2016
Assignee:
MEDIATEK INC.
Inventors:
Chun-Liang Chen, Tien-Chang Chang, Chien-Chih Lin
Abstract: A semiconductor device includes a conductive portion having semiconductor elements provided on a substrate, a case housing the conductive portion, and a lead terminal integrated into the case to be directly connected to the semiconductor elements or an interconnection of the substrate. The lead terminal has a stress relief shape for reliving stress generated in the lead terminal.
Abstract: Methods of forming anchor structures in package substrate microvias are described. Those methods and structures may include forming a titanium layer in an opening of a package substrate using a first deposition process, wherein the opening comprises an undercut region, and wherein the first conductive layer does not substantially form in an anchor region of the undercut region. The titanium layer may then be re-sputtered using a second deposition process, wherein the titanium layer is formed in the anchor region.
Abstract: FinFET structures are formed on silicon germanium fins having high germanium content. Silicon germanium source/drain regions formed in fin recesses in nFET regions are provided with arsenic or phosphorus-doped germanium caps. Uniform tensile strain is obtained through the use of ungraded silicon germanium in the n-type source/drain regions. Location of the germanium caps above the fin structure ensures they have no materially negative impact on strain. Boron doped germanium source/drain regions are formed in fin recesses in pFET regions and provide for compressive strain. Contact formation using the same material in both nFET and pFET regions of the same substrate facilitates fabrication.
Type:
Grant
Filed:
June 19, 2015
Date of Patent:
September 20, 2016
Assignee:
INTERNATIONAL BUSINESS MACHINES CORPORATION
Abstract: A semiconductor device includes a molded body obtained by sealing, with a sealing material, a member including a semiconductor element, an insulating substrate which is bonded to one surface of the semiconductor element, and a printed circuit board which is used for a connection to an external circuit and is bonded to another surface of the semiconductor element. The sealing material includes a first sealing material which is a nanocomposite resin including an epoxy base resin, a curing agent, and an inorganic filler with an average particle size of 1 nm to 100 nm; and a second sealing material which is a thermosetting resin, a thermoplastic resin, or a mixture thereof without an inorganic filler. The sealing material is less likely to be degraded by thermal oxidation, even when the semiconductor element operates at a high temperature of 175° C. or higher, is crack resistant, and has high reliability and durability.
Abstract: The present disclosure relates to a semiconductor package. In an embodiment, the semiconductor package includes a substrate, a semiconductor device, a thermal conductive element and a molding compound. The semiconductor device is mounted to the substrate. The thermal conductive element is disposed above the semiconductor device. The molding compound covers a side surface of the substrate and at least a part of a side surface of the semiconductor device.
Type:
Grant
Filed:
December 19, 2014
Date of Patent:
September 13, 2016
Assignee:
ADVANCED SEMICONDUCTOR ENGINEERING, INC.
Inventors:
Cheng-Hsien Yu, Wen Tsung Hsu, Chun Yuan Tsai
Abstract: Various embodiments may relate to a method for producing an optoelectronic component. The method may include increasing a refractive index of a substrate in at least one region at at least one predefined position in the substrate in such a way that the region having an increased refractive index extends as far as a surface of the substrate, and forming an electrode layer on or above the surface of the substrate at least partly above the region having an increased refractive index.
Abstract: A method embodiment includes forming a protective liner over the substrate and forming an inter-layer dielectric over the protective liner. The protective liner covers a sidewall of a gate spacer. The method further includes patterning a contact opening in the first ILD to expose a portion of the protective liner. The portion of the protective liner in the contact opening is removed to expose an active region at a top surface of the semiconductor substrate. A contact is formed in the contact opening. The contact is electrically connected to the active region.