Patents Examined by Nicholas Tobergte
-
Patent number: 9773825Abstract: Each unit pixel includes a photoelectric converter formed above a semiconductor region, an amplifier transistor formed in the semiconductor region, and including a gate electrode connected to the photoelectric converter, a reset transistor configured to reset a potential of the gate electrode, and an isolation region formed in the semiconductor region between the amplifier transistor and the reset transistor to electrically isolate the amplifier transistor from the reset transistor. The amplifier transistor includes a source/drain region. The source/drain region has a single source/drain structure.Type: GrantFiled: December 9, 2014Date of Patent: September 26, 2017Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Junji Hirase, Yoshiyuki Matsunaga, Yoshihiro Sato
-
Patent number: 9773798Abstract: A semiconductor device includes channel layers arranged in a first direction and a second direction intersecting the first direction; stacked insulating layers surrounding sidewalls of the channel layers; stacked gate electrodes interposed between the insulating layers, the gate electrodes respectively surrounding the channel layers; and stacked gate lines interposed between the insulating layers, the gate lines electrically connecting the gate electrodes to each other.Type: GrantFiled: May 9, 2016Date of Patent: September 26, 2017Assignee: SK Hynix Inc.Inventor: Kwang Hee Han
-
Patent number: 9773728Abstract: Some embodiments include memory arrays having rows of fins. Each fin includes a first pedestal, a second pedestal and a trench between the first and second pedestals. A first source/drain region is within the first pedestal, a second source/drain region is within the second pedestal, and a channel region is along the trench between the first and second pedestals. The rows are subdivided amongst deep-type (D) rows and shallow-type (S) rows, with the deep-type rows having deeper channel regions than the shallow-type rows. Some embodiments include rows of fins in which the channel regions along individual rows are subdivided amongst deep-type (D) channel regions and shallow-type (S) channel regions, with the deep-type channel regions being below the shallow-type channel regions.Type: GrantFiled: December 27, 2016Date of Patent: September 26, 2017Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: 9761590Abstract: A method for memory device fabrication includes forming a plurality of continuous fins on a substrate. An insulator material is formed around the fins. The continuous fins are etched into segmented fins to form exposed areas between the segmented fins. An insulator material is formed in the exposed areas wherein the insulator material in the exposed areas is formed higher than the insulator material around the fins. A metal is formed over the fins and the insulator material. The metal formed over the exposed areas is formed to a shallower depth than over the fins.Type: GrantFiled: May 23, 2016Date of Patent: September 12, 2017Assignee: Micron Technology, Inc.Inventors: Srinivas Pulugurtha, Sourabh Dhir, Rajesh N. Gupta, Sanh D. Tang, Si-Woo Lee, Haitao Liu
-
Patent number: 9756429Abstract: A MEMS capacitive transducer with increased robustness and resilience to acoustic shock. The transducer structure includes a flexible membrane supported between a first volume and a second volume, and at least one variable vent structure in communication with at least one of the first and second volumes. The variable vent structure includes at least one moveable portion which is moveable in response to a pressure differential across the moveable portion so as to vary the size of a flow path through the vent structure. The variable vent may be formed through the membrane and the moveable portion may be a part of the membrane, defined by one or more channels, that is deflectable away from the surface of the membrane. The variable vent is preferably closed in the normal range of pressure differentials but opens at high pressure differentials to provide more rapid equalization of the air volumes above and below the membrane.Type: GrantFiled: March 27, 2017Date of Patent: September 5, 2017Assignee: Cirrus Logic, Inc.Inventors: Colin Robert Jenkins, Tsjerk Hans Hoekstra, Euan James Boyd
-
Patent number: 9755170Abstract: An improved switching material for forming a composite article over a substrate is disclosed. A first volume of nanotubes is combined with a second volume of nanoscopic particles in a predefined ration relative to the first volume of nanotubes to form a mixture. This mixture can then be deposited over a substrate as a relatively thick composite article via a spin coating process. The composite article may possess improved switching properties over that of a nanotube-only switching article. A method for forming substantially uniform nanoscopic particles of carbon, which contains one or more allotropes of carbon, is also disclosed.Type: GrantFiled: April 11, 2016Date of Patent: September 5, 2017Assignee: Nantero, Inc.Inventors: Eliodor G. Ghenciu, Thomas Rueckes, Thierry Yao, J. Thomas Kocab
-
Patent number: 9754888Abstract: A semiconductor memory device according to one embodiment includes a plurality of lower electrode films stacked separated from each other, an upper electrode film provided above the plurality of lower electrode films, a semiconductor pillar extending in an arrangement direction of the plurality of lower electrode films and the upper electrode film, a memory film provided between the semiconductor pillar and one of the plurality of lower electrode films and between the semiconductor pillar and the upper electrode film, and a metal-containing layer provided at least one of on a lower surface and an upper surface of the one of the plurality of lower electrode films and between the one of the plurality of lower electrode films and the memory film, the metal-containing layer having a composition different from a composition of the plurality of lower electrode films. The upper electrode film is in contact with the memory film.Type: GrantFiled: April 20, 2016Date of Patent: September 5, 2017Assignee: Toshiba Memory CorporationInventors: Kazuhito Furumoto, Toshiyuki Sasaki
-
Patent number: 9754934Abstract: A variable capacitor includes a fixed main capacitor electrode disposed in a first metal layer overlying a substrate, a second main capacitor electrode spaced from the fixed main capacitor electrode, and a movable capacitor electrode disposed in the first metal layer adjacent the fixed main capacitor electrode. The movable capacitor electrode can be caused to be in a first position ohmically electrically connected to the fixed main capacitor electrode such that the variable capacitor has a first capacitance value or in a second position spaced from the fixed main capacitor electrode such that the variable capacitor has a second capacitance value.Type: GrantFiled: December 19, 2016Date of Patent: September 5, 2017Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: Pascal Fornara, Christian Rivero
-
Patent number: 9748186Abstract: A semiconductor device has a module structure in which a semiconductor element and a circuit layer are electrically connected to each other by a wire. A front metal layer is formed on a surface of a top side electrode of the semiconductor element and the wire is bonded to the front metal layer by wire bonding. The front metal layer has a higher hardness than the top side electrode or the wire. A bonding interface of the wire with the metal film has a recrystallization temperature that is equal to or higher than 175° C. According to this structure, it is possible to improve the power cycle resistance of the semiconductor device.Type: GrantFiled: September 3, 2015Date of Patent: August 29, 2017Assignee: FUJI ELECTRIC CO., LTD.Inventors: Fumihiko Momose, Takashi Saito, Kazumasa Kido, Yoshitaka Nishimura
-
Patent number: 9741840Abstract: An electronic device can include a lower channel layer, an upper channel layer overlying the lower channel layer and having an opening extending through the upper channel layer. The electronic device can further include an insulator within the opening; and a gate electrode extending into the opening, wherein the insulator is disposed between the gate electrode and the second channel layer. A double channel transistor can include the lower and upper channel layers and the gate electrode. In a further embodiment, a conductive member can be used to electrically short the channel layers near the gate electrode. In an embodiment, the transistor can be enhancement-mode transistor. A process can include forming the insulator such that it is in the form of a sidewall spacer or as an insulating layer along the sidewall and bottom of the opening through the upper channel layer.Type: GrantFiled: September 20, 2016Date of Patent: August 22, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Peter Moens, Jia Guo
-
Patent number: 9741958Abstract: An organic light emitting diode display panel is provided. The organic light emitting diode display panel comprises a glass substrate, a conductive layer, an anode, a hole inject layer, a hole transport layer, an organic light-emitting layer, an electron inject layer and a cathode. The present invention further provides an organic light emitting diode display device. The organic light emitting diode display panel and the organic light emitting diode display device can effectively reduce a horizontal resistance of the organic light emitting diode display panel through setting the conductive layer, thereby improving the luminous uniformity of the organic light emitting diode display panel.Type: GrantFiled: January 6, 2016Date of Patent: August 22, 2017Assignee: Shenzhen China Star Optoelectronics Technology Co., Ltd.Inventor: Chao Xu
-
Patent number: 9735387Abstract: An organic light emitting display includes: a substrate; a first electrode on the substrate; an organic light emitting layer on the first electrode; a second electrode formed on the organic light emitting layer; a non-resonance reflection inducing layer on the second electrode; and a capping layer on the non-resonance reflection inducing layer.Type: GrantFiled: September 23, 2016Date of Patent: August 15, 2017Assignee: Samsung Display Co., Ltd.Inventors: Nam Su Kang, Ji Hye Shim, Ji Hwan Yoon, Chang Ho Lee, Hyun Ju Choi
-
Patent number: 9722125Abstract: A radiation sensor includes a fin structure including semiconductor material formed on a substrate, a gate formed on an inner side of the fin structure, and a charge collector dielectric layer formed on an outer side of the fin structure.Type: GrantFiled: June 30, 2016Date of Patent: August 1, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kangguo Cheng, Xin Miao, Wenyu Xu, Chen Zhang
-
Patent number: 9721830Abstract: A method of manufacturing a semiconductor device comprising the steps of: forming a trench at an upper portion of a semiconductor substrate forming a preliminary filling insulation layer by coating a siloxane composition on the semiconductor substrate to fill the trench performing a low temperature curing process at a temperature in a range from about 50° C. to about 150° C. such that the preliminary filling insulation layer is transformed into a filling insulation layer including polysiloxane and forming an isolation layer by planarizing the filling insulation layer.Type: GrantFiled: May 6, 2016Date of Patent: August 1, 2017Assignee: Samsung Electronics Co., Ltd.Inventor: Seok-Han Park
-
Patent number: 9721875Abstract: A power module includes: an insulating layer; a leadframe disposed on the insulating layer; a semiconductor chip disposed on the leadframe; and a mold resin formed so as to cover the semiconductor chip and at least a part of the metal layer, wherein a groove into which a part of the insulating layer is inserted is formed on a surface of the leadframe facing the insulating layer. Accordingly, there can be provided the power module with improved reliability so that the insulating layer and the leadframe may be hardly deviated from each other even if external force is applied thereon; and a fabrication method for such a power module.Type: GrantFiled: January 21, 2016Date of Patent: August 1, 2017Assignee: ROHM CO., LTD.Inventors: Katsuhiko Yoshihara, Masao Saito
-
Patent number: 9716165Abstract: A semiconductor device includes a semiconductor substrate, a gate structure formed over the semiconductor substrate, and an epitaxial structure formed partially within the semiconductor substrate. A vertically extending portion of the epitaxial structure extends vertically above a top surface of the semiconductor substrate in an area adjacent the gate structure. A laterally extending portion of the epitaxial structure extends laterally at an area below the top surface of the semiconductor substrate in a direction toward an area below the gate structure and beyond an area where the epitaxial structure extends vertically. The device further includes an interlayer dielectric layer between a side surface of the vertically extending portion of the epitaxial structure and a side surface of the gate structure. A top surface of the laterally extending portion of the epitaxial structure directly contacts the interlayer dielectric layer.Type: GrantFiled: June 21, 2016Date of Patent: July 25, 2017Assignee: United Microelectronics CorporationInventors: Yu-Ying Lin, Kuan Hsuan Ku, I-Cheng Hu, Chueh-Yang Liu, Shui-Yen Lu, Yu Shu Lin, Chun Yao Yang, Yu-Ren Wang, Neng-Hui Yang
-
Patent number: 9711505Abstract: A semiconductor device includes a gate structure on a substrate. The gate structure includes a first gate insulation pattern, a conductive pattern for controlling a threshold voltage, a first gate electrode and a first mask sequentially stacked. A dummy gate structure is spaced apart from the gate electrode. The dummy gate structure includes a first stressor pattern including titanium oxide. Source/drain regions are adjacent to the gate structure. The source/drain regions are doped with p-type impurities. The first stressor pattern may apply a stress onto the channel region of a transistor, and consequently the transistor having good electrical characteristics may be obtained.Type: GrantFiled: April 8, 2016Date of Patent: July 18, 2017Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byoung-Hak Hong, Bon-Woong Koo, Sung-Il Park, Kyu-Baik Chang, Keun-Hwi Cho, Dae-Won Ha
-
Patent number: 9711658Abstract: A semiconductor device includes a first pillar-shaped semiconductor layer, a first selection gate insulating film, a first selection gate, a first gate insulating film, a first contact electrode, a first bit line connected to an upper portion of the first pillar-shaped semiconductor layer and an upper portion of the first contact electrode, a second pillar-shaped semiconductor layer, a layer including a first charge storage layer, a first control gate, a layer including a second charge storage layer and formed above the first control gate, a second control gate, a second gate insulating film, a second contact electrode having an upper portion connected to an upper portion of the second pillar-shaped semiconductor layer, and a first lower internal line that connects a lower portion of the first pillar-shaped semiconductor layer and a lower portion of the second pillar-shaped semiconductor layer.Type: GrantFiled: November 3, 2016Date of Patent: July 18, 2017Assignee: UNISANTIS ELECTRONICS SINGAPORE PTE. LTD.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 9711530Abstract: Threshold voltage shift due to programming of a neighboring memory element can be reduced or suppressed by forming a compositionally modulated charge storage layer in a three-dimensional memory device. The compositionally modulated charge storage layer can be formed by providing an oxygen-containing dielectric silicon compound layer outside a tunneling dielectric layer, and subsequently nitriding portions of the oxygen-containing dielectric silicon compound layer only at levels of the control gate electrodes. An alternating stack of sacrificial material layers and insulating layers can be employed to form a memory stack structure therethrough.Type: GrantFiled: May 19, 2016Date of Patent: July 18, 2017Assignee: SANDISK TECHNOLOGIES LLCInventors: Yusuke Ikawa, Kiyohiko Sakakibara, Eisuke Takii
-
Patent number: 9704737Abstract: A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having a first region, a second region, and a third region; forming a plurality of spacers on the first region, the second region, and the third region; forming a first patterned mask to cover the spacers on the first region and the second region; and removing the spacers on the third region.Type: GrantFiled: August 3, 2015Date of Patent: July 11, 2017Assignee: UNITED MICROELECTRONICS CORP.Inventors: Li-Wei Feng, Shih-Hung Tsai, Chao-Hung Lin, Shih-Fang Hong, Jyh-Shyang Jenq