Patents Examined by Nikolay Yushin
-
Patent number: 9545010Abstract: Provided are interconnect circuits for interconnecting arrays of battery cells and methods of forming these interconnect circuits as well as connecting these circuits to the battery cells. An interconnect circuit may include a conductive layer and one or more insulating layers. The conductive layer may be patterned with openings defining contact pads, such that each pad is used for connecting to a different battery cell terminal. In some embodiments, each contact pad is attached to the rest of the conductive layer by a fusible link formed from the same conductive layer as the contact pad. The fusible link controls the current flow to and from this contact pad. The insulating layer is laminated to the conductive layer and provides support to the contacts pads. The insulating layer may also be patterned with openings, which allow forming electrical connections between the contact pads and cell terminals through the insulating layer.Type: GrantFiled: August 26, 2015Date of Patent: January 10, 2017Assignee: CelLink CorporationInventors: Kevin Michael Coakley, Malcolm Brown
-
Patent number: 9536805Abstract: A hybrid package having a processor module disposed on a substrate and an auxiliary module disposed on a patterned lid. The auxiliary module may be a memory module, a power management integrated circuit (PMIC) module, and/or other suitable module, that are located in the package along with the processor module. Having the auxiliary module in the package with the processor module reduces the noise at the solder bump between the processor module and the substrate. Having the auxiliary module in the package with the processor module also allows other modules to be added to the package without increasing the area of the package.Type: GrantFiled: July 3, 2014Date of Patent: January 3, 2017Assignee: QUALCOMM IncorporatedInventors: Siamak Fazelpour, Jiantao Zheng, Mario Francisco Velez, Sun Yun, Rajneesh Kumar, Houssam Wafic Jomaa
-
Patent number: 9524915Abstract: A mask includes a substrate, an effective pixel formation region and a reference pattern formation region. A pixel pattern for forming a pixel component that constitutes a pixel is arranged in the effective pixel formation region. A reference pattern for indicating a reference position where pixel pattern should be arranged in the effective pixel formation region is arranged in the reference pattern formation region. Pixel pattern is arranged to be displaced from the reference position toward a center side of the effective pixel formation region.Type: GrantFiled: May 4, 2015Date of Patent: December 20, 2016Assignee: Renesas Electronics CorporationInventor: Hiroyuki Momono
-
Patent number: 9520428Abstract: An image pickup apparatus includes an image pickup device chip having a first primary surface on which an image pickup section, a circuit section and a guard ring are formed, the circuit section having a plurality of layers including an insulating layer that is made of a low dielectric constant material having a relative dielectric constant lower than silicon oxide, the guard ring being made of one or more materials selected from materials superior to the low dielectric constant material in humidity resistance; and a cover glass adhered to the first primary surface of the image pickup device chip.Type: GrantFiled: October 21, 2015Date of Patent: December 13, 2016Assignee: OLYMPUS CORPORATIONInventor: Noriyuki Fujimori
-
Patent number: 9520557Abstract: The present application describes a crossbar memory array. The memory array includes a first array of parallel nanowires of a first material and a second array of parallel nanowires of a second material. The first and the second array are oriented at an angle with each other. The array further includes a plurality of nanostructures of non-crystalline silicon disposed between a nanowire of the first material and a nanowire of the second material at each intersection of the two arrays. The nanostructures form a resistive memory cell together with the nanowires of the first and second materials.Type: GrantFiled: September 17, 2015Date of Patent: December 13, 2016Assignee: The Regents of the University of MichiganInventors: Wei Lu, Sung Hyun Jo, Kuk-Hwan Kim
-
Patent number: 9515179Abstract: An electronic device can include a vertical III-V transistor having a gate electrode and a channel region within a homostructure. The channel region can be disposed between a first portion and a second portion of the gate electrode. In an embodiment, the III-V transistor can be an enhancement-mode GaN transistor, and in a particular embodiment, the drain, source, and channel regions can include the same conductivity type.Type: GrantFiled: April 20, 2015Date of Patent: December 6, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Peter Moens, Piet Vanmeerbeek, John Michael Parsey, Jr.
-
Patent number: 9515192Abstract: An object is to provide a semiconductor device having a structure in which parasitic capacitance between wirings can be efficiently reduced. In a bottom gate thin film transistor using an oxide semiconductor layer, an oxide insulating layer used as a channel protection layer is formed above and in contact with part of the oxide semiconductor layer overlapping with a gate electrode layer, and at the same time an oxide insulating layer covering a peripheral portion (including a side surface) of the stacked oxide semiconductor layer is formed. Further, a source electrode layer and a drain electrode layer are formed in a manner such that they do not overlap with the channel protection layer. Thus, a structure in which an insulating layer over the source electrode layer and the drain electrode layer is in contact with the oxide semiconductor layer is provided.Type: GrantFiled: September 9, 2015Date of Patent: December 6, 2016Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Miyuki Hosoba, Junichiro Sakata, Hideaki Kuwabara
-
Patent number: 9515177Abstract: A vertically integrated semiconductor device in accordance with various embodiments may include: a first semiconducting layer; a second semiconducting layer disposed over the first semiconducting layer; a third semiconducting layer disposed over the second semiconducting layer; and an electrical bypass coupled between the first semiconducting layer and the second semiconducting layer.Type: GrantFiled: November 25, 2014Date of Patent: December 6, 2016Assignee: INFINEON TECHNOLOGIES AGInventors: Andre Schmenn, Damian Sojka
-
Patent number: 9508808Abstract: A thin film transistor and manufacturing method thereof, an array substrate comprising the thin film transistor and manufacturing method thereof are provided. The method of manufacturing the thin film transistor comprises forming an active layer and a source-drain electrode layer, forming a photoresist layer on the source-drain electrode layer and forming a pattern of the photoresist layer by a pattern process; etching the source-drain electrode layer by using the pattern of the photoresist layer as a mask to form a pattern of the source-drain electrode layer including a source electrode and a drain electrode; and removing the photoresist, then etching the active layer by using the pattern of the source-drain electrode layer as a mask to form a pattern of the active layer.Type: GrantFiled: June 18, 2014Date of Patent: November 29, 2016Assignees: BOE Technology Group Co., Ltd., Beijing BOE Display Technology Co., LtdInventors: Shoukun Wang, Huibin Guo, Yuchun Feng, Xiaowei Liu, Zongjie Guo
-
Patent number: 9508707Abstract: A semiconductor device includes a quantum well-modulated bipolar junction transistor (QW-modulated BJT) having a base with an area for a modulatable quantum well in the base. The QW-modulated BJT includes a quantum well (QW) control node which is capable of modulating a quantity and level of energy levels of the quantum well. A recombination site abuts the area for the quantum well with a contact area of at least 25 square nanometers. The semiconductor device may be operated by providing a reference node such as ground to the emitter and a power source to the collector. A bias voltage is provided to the gate to form the quantum well and a signal voltage is provided to the gate, so that the collector current includes a component which varies with the signal.Type: GrantFiled: February 25, 2015Date of Patent: November 29, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Henry Litzmann Edwards
-
Patent number: 9508553Abstract: New photoresists are provided that comprise a multi-keto component and that are particularly useful for ion implant lithography applications. Preferred photoresists of the invention can exhibit good adhesion to underlying inorganic surfaces such as SiON, silicon oxide, silicon nitride, hafnium silicate, zirconium silicate and other inorganic surfaces.Type: GrantFiled: December 30, 2011Date of Patent: November 29, 2016Assignee: Rohm and Haas Electronic Materials LLCInventors: Gerd Pohlers, Stefan J. Caporale
-
Patent number: 9508747Abstract: A thin film transistor array substrate is discussed. The thin film transistor array substrate includes, according to one embodiment, gate and data lines crossing each other, a gate insulation film, a gate electrode, an active layer, an etch stop layer formed on the active layer to define a channel region of the active layer, and a source electrode and a drain electrode formed on the active layer. The etch stop layer is between the source and drain electrodes spaced apart from the etch stop layer. The source electrode and the drain electrode include a first electrode layer and a second electrode layer disposed on the first electrode. The first electrode layer is formed from a dry-etchable material and the second electrode layer is formed from a wet-etchable material.Type: GrantFiled: July 6, 2015Date of Patent: November 29, 2016Assignee: LG DISPLAY CO., LTD.Inventor: Hee Dong Choi
-
Patent number: 9508804Abstract: According to one embodiment, a nitride semiconductor element includes a foundation layer, a functional layer and a stacked body. The stacked body is provided between the foundation layer and the functional layer. The stacked body includes a first stacked intermediate layer including a first GaN intermediate layer, a first high Al composition layer of Alx1Ga1-x1N (0<x1?1) and a first low Al composition layer. A compressive strain is applied to the first low Al composition layer. Unstrained GaN has a first lattice spacing. The Alx1Ga1-x1N (0<x1?1) when unstrained has a second lattice spacing. The first high Al composition layer has a third lattice spacing. An Al composition ratio of the first low Al composition layer is not more than a ratio of a difference between the first and third lattice spacings to a difference between the first and second lattice spacings.Type: GrantFiled: February 16, 2016Date of Patent: November 29, 2016Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Toshiki Hikosaka, Yoshiyuki Harada, Hisashi Yoshida, Naoharu Sugiyama, Shinya Nunoue
-
Patent number: 9502502Abstract: Semiconductor devices and methods of manufacture thereof are described. In an embodiment, a method of manufacturing a semiconductor device may include: patterning a substrate to have a first region and a second region extending from the first region of the substrate; depositing an isolation layer over a surface of the first region of the substrate; and epitaxially forming source/drain regions over the isolation layer and adjacent to sidewalls of the second region of the substrate.Type: GrantFiled: March 16, 2015Date of Patent: November 22, 2016Assignees: Taiwan Semiconductor Manufacturing Company, Ltd., National Chiao Tung UniversityInventors: Samuel C. Pan, Chao-Hsin Chien, Chen-Han Chou
-
Patent number: 9502583Abstract: A method for forming a semiconductor device includes providing a substrate structure, which includes a nanowire structure supported by two isolation regions on a substrate. The nanowire structure includes a first nanowire and a second nanowire having different high mobility semiconductor materials and conductivity types. A multi-layer film structure is formed surrounding the nanowire structure and includes a conductive material layer sandwiched between two dielectric layers. A plurality of first electrodes are formed surrounding the multi-layer film structure surrounding a channel region of the first nanowire, and a plurality of second electrodes are formed surrounding the multi-layer film structure surrounding a channel region of the second nanowire. A third electrode is formed to contact one end of the nanowire structure, and a fourth electrode is formed to contact the other end of the nanowire structure. A fifth electrode is formed and coupled to a center portion of the nanowire structure.Type: GrantFiled: December 28, 2015Date of Patent: November 22, 2016Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Deyuan Xiao
-
Patent number: 9502491Abstract: A multilayer capacitor is provided that includes a plurality of vias configured to receive interconnects from a die.Type: GrantFiled: July 2, 2015Date of Patent: November 22, 2016Assignee: QUALCOMM IncorporatedInventors: Young Kyu Song, Kyu-Pyung Hwang, Dong Wook Kim, Changhan Hobie Yun
-
Patent number: 9502674Abstract: A carbon nanotube neuron device and a method of making the same are provided. The carbon nanotube neuron device includes a substrate, an insulating layer formed on the substrate, and a carbon nanotube formed above the insulating layer. The carbon nanotube includes a source region, a drain region, and a channel region between the source region and the drain region. The carbon nanotube neuron device further includes a laminate structure surrounding the channel region. The laminate structure includes a first dielectric layer, a conductive layer, and a second dielectric layer. The carbon nanotube neuron device further includes a source electrode and a drain electrode disposed above the insulating layer and surrounding the source region and the drain region, respectively, and a plurality of gate electrodes spaced apart from each other and disposed above the insulating layer. Each gate electrode surrounds the laminate structure that surrounds the channel region.Type: GrantFiled: December 28, 2015Date of Patent: November 22, 2016Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Deyuan Xiao
-
Patent number: 9502543Abstract: Methods of fabricating a memory device are described. Generally, the method begins with forming a tunnel dielectric layer over a channel region formed from a silicon containing layer over a surface of a substrate. A first oxygen-rich nitride layer of a multi-layer charge-trapping region is formed on a surface of the tunnel dielectric layer, and a second oxygen-lean nitride layer formed over the first nitride layer. A blocking dielectric layer is formed over a surface of the second layer of the multi-layer charge-trapping region, and a high work function gate electrode upon over the blocking dielectric layer. Other embodiments are also described.Type: GrantFiled: July 28, 2015Date of Patent: November 22, 2016Assignee: Cypress Semiconductor CorporationInventors: Igor Polishchuk, Sagy Charel Levy, Krishnaswamy Ramkumar
-
Patent number: 9496191Abstract: A mask includes a substrate, an effective pixel formation region and a reference pattern formation region. A pixel pattern for forming a pixel component that constitutes a pixel is arranged in the effective pixel formation region. A reference pattern for indicating a reference position where pixel pattern should be arranged in the effective pixel formation region is arranged in the reference pattern formation region. Pixel pattern is arranged to be displaced from the reference position toward a center side of the effective pixel formation region.Type: GrantFiled: May 4, 2015Date of Patent: November 15, 2016Assignee: Renesas Electronics CorporationInventor: Hiroyuki Momono
-
Patent number: 9493764Abstract: Provided is an electronic sheet including a graphitic material and a phage which displays a peptide having a binding ability to the graphitic material on its coat protein or a fragment thereof.Type: GrantFiled: June 24, 2015Date of Patent: November 15, 2016Assignee: KOREA INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Hyunjung Yi, Ki Young Lee, Chaun Jang, Joonyeon Chang