Patents Examined by Peniel M Gumedzoe
-
Patent number: 11974453Abstract: A display device and a method of manufacturing the display device are disclosed. In one aspect, the display device includes a substrate including a display region and a peripheral region. A first block member is in the peripheral region and surrounding display structures, the first block member having a first height. A second block member is spaced apart from the first block member in a first direction extending from the display region to the peripheral region, the second block member surrounding the first block member, the second block member having a second height that is greater than the first height. A first encapsulation layer is over the display structures, the first block member, and the second block member. A second encapsulation layer is over the first encapsulation layer, the second encapsulation layer overlapping at least a portion of the first block member in the depth dimension of the display device.Type: GrantFiled: April 9, 2021Date of Patent: April 30, 2024Assignee: Samsung Display Co., Ltd.Inventor: Sung-Young Shin
-
Patent number: 11973009Abstract: This disclosure relates to a lead frame assembly for a semiconductor device, a semiconductor device and an associated method of manufacture. The lead frame assembly includes a die attach structure and a clip frame structure. The clip frame structure includes a die connection portion configured to contact a contact terminal on a top side of the semiconductor die; and a continuous lead portion extending along the die connection portion. The continuous lead portion is integrally formed with the die connection portion.Type: GrantFiled: July 2, 2020Date of Patent: April 30, 2024Assignee: Nexperia B.V.Inventors: Ricardo Lagmay Yandoc, Dave Anderson, Adam Richard Brown
-
Patent number: 11973062Abstract: A semiconductor device assembly can include a first semiconductor device and an interposer. The interposer can include a substrate and through vias in which individual vias include an exposed portion and an embedded portion, the exposed portions projecting from one or both of the first surface and the second surface of the substrate, and the embedded portions extending through at least a portion of the substrate. The interposer can include one or more test pads, a first electrical contact, and a second electrical contact. The semiconductor device assembly can include a controller positioned on an opposite side of the interposer from the first semiconductor device and operably coupled to the interposer via connection to the second electrical contact.Type: GrantFiled: February 15, 2023Date of Patent: April 30, 2024Assignee: Micron Technology, Inc.Inventors: Owen R. Fay, Kyle K. Kirby, Akshay N. Singh
-
Patent number: 11972994Abstract: In some examples, a sensor package includes a semiconductor die having a sensor; a mold compound covering a portion of the semiconductor die; and a cavity formed in a top surface of the mold compound, the sensor being in the cavity. The sensor package includes an adhesive abutting the top surface of the mold compound, and a semi-permeable film abutting the adhesive and covering the cavity. The semi-permeable film is approximately flush with at least four edges of the top surface of the mold compound.Type: GrantFiled: April 12, 2023Date of Patent: April 30, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sreenivasan Kalyani Koduri, Leslie Edward Stark, Steven Alfred Kummerl, Wai Lee
-
Patent number: 11973018Abstract: An electronic package is provided. The electronic package includes a power regulating component, an electronic component, and a circuit structure. The circuit structure separates the power regulating component and the electronic component. The circuit structure is configured to provide a first power to the power regulating component. The power regulating component is configured to provide a second power to the electronic component through the circuit structure.Type: GrantFiled: February 9, 2022Date of Patent: April 30, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chiung-Ying Kuo, Hung-Chun Kuo
-
Patent number: 11972995Abstract: A semiconductor package includes a package substrate, an interposer on the package substrate, a plurality of semiconductor devices on the interposer and spaced apart from each other, the semiconductor devices being electrically connected to the interposer, a dam structure on the interposer extending along a peripheral region of the interposer, the dam structure being spaced apart from the semiconductor devices, and a stress relief on the interposer, the stress relief including an elastic member that fills gaps between the semiconductor devices and the dam structure.Type: GrantFiled: April 17, 2023Date of Patent: April 30, 2024Assignee: Samsung Electronics Co., Ltd.Inventor: Dahee Park
-
Patent number: 11972998Abstract: A miniaturized and high-power semiconductor package device with its own heat-dissipating ability includes a thermal conductor, a redistribution layer, an electronic device, a molding layer, and a solder ball. The redistribution layer includes a first surface defining an opening, a second surface opposite to the first surface, and a circuit layer. The thermal conductor is disposed in the opening. The electronic device is disposed on the first surface of the redistribution layer above the thermal conductor. The molding layer is formed on the first surface and surrounding the electronic device. The solder balls are disposed on the second surface of the redistribution layer and can form electrical connections to the circuit layer.Type: GrantFiled: November 29, 2021Date of Patent: April 30, 2024Assignee: SHUNSIN TECHNOLOGY (ZHONG SHAN) LIMITEDInventor: Shun-Hsing Liao
-
Patent number: 11973007Abstract: The power module semiconductor device (2) includes: an insulating substrate (10); a first pattern (10a) (D) disposed on the insulating substrate (10); a semiconductor chip (Q) disposed on the first pattern; a power terminal (ST, DT) and a signal terminal (CS, G, SS) electrically connected to the semiconductor chip; and a resin layer (12) configured to cover the semiconductor chip and the insulating substrate. The signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate.Type: GrantFiled: October 20, 2023Date of Patent: April 30, 2024Assignee: ROHM CO., LTD.Inventor: Toshio Hanada
-
Patent number: 11967543Abstract: The power module semiconductor device (2) includes: an insulating substrate (10); a first pattern (10a) (D) disposed on the insulating substrate (10); a semiconductor chip (Q) disposed on the first pattern; a power terminal (ST, DT) and a signal terminal (CS, G, SS) electrically connected to the semiconductor chip; and a resin layer (12) configured to cover the semiconductor chip and the insulating substrate. The signal terminal is disposed so as to be extended in a vertical direction with respect to a main surface of the insulating substrate.Type: GrantFiled: November 3, 2022Date of Patent: April 23, 2024Assignee: ROHM CO., LTD.Inventor: Toshio Hanada
-
Patent number: 11955406Abstract: An IC die includes a temperature control element suitable for three-dimensional IC package with enhanced thermal control and management. The temperature control element may assist temperature control of the IC die when in operation. In one example, the temperature control element may have a plurality of thermal dissipating features disposed on a first surface of the IC die to efficiently control and dissipate the thermal energy from the IC die when in operation. A second surface opposite to the first surface of the IC die may include a plurality of devices, such as semiconductors transistors, devices, electrical components, circuits, or the like, that may generate thermal energy when in operation. The temperature control element may provide an IC die with high efficiency of heat dissipation that is suitable for 3D IC package structures and requirements.Type: GrantFiled: January 7, 2022Date of Patent: April 9, 2024Assignee: Google LLCInventors: Yingying Wang, Emad Samadiani, Madhusudan K. Iyengar, Padam Jain, Xiaojin Wei, Teckgyu Kang, Sudharshan Sugavanesh Udhayakumar, Yingshi Tang
-
Patent number: 11955420Abstract: A circuit assembly may include a substrate and a pattern of contact points formed from deformable conductive material supported by the substrate. The assembly may further include an electric component supported by the substrate and having terminals arranged in a pattern corresponding to the pattern of contacts points. The one or more of the terminals of the electric component may contact one or more of the corresponding contact points to form one or more electrical connections between the electric component and the contact points.Type: GrantFiled: February 27, 2023Date of Patent: April 9, 2024Assignee: Liquid Wire Inc.Inventors: Mark William Ronay, Trevor Antonio Rivera, Michael Adventure Hopkins, Edward Martin Godshalk, Charles J. Kinzel
-
Patent number: 11955493Abstract: An image sensor includes pixel electrodes, a control electrode, a photoelectric conversion film arranged on the pixel electrodes, a transparent electrode arranged on the photoelectric conversion film, an insulating layer arranged on at least a portion of a top surface of the transparent electrode, and a connection layer that electrically connects the control electrode to the transparent electrode. The connection layer is in contact with at least one side surface of the transparent electrode. A side surface of the insulating layer, the at least one side surface of the transparent electrode, and a side surface of the photoelectric conversion film are aligned with each other.Type: GrantFiled: November 11, 2020Date of Patent: April 9, 2024Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Yuuko Tomekawa, Katsuya Nozawa
-
Patent number: 11955405Abstract: A semiconductor package includes a package substrate; semiconductor devices disposed on the package substrate; a package ring disposed on a perimeter of the package substrate surrounding the semiconductor devices; a cover including silicon bonded to the package ring and covering the semiconductor devices; and a thermal interface structure (TIS) thermally connecting the semiconductor devices to the cover.Type: GrantFiled: January 17, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jen Yu Wang, Chung-Jung Wu, Sheng-Tsung Hsiao, Tung-Liang Shao, Chih-Hang Tung, Chen-Hua Yu
-
Patent number: 11954277Abstract: A display panel is provided. In a display region configured to display an image, the display panel includes a base substrate; thin film transistors and display elements on the base substrate; an encapsulating layer encapsulating the display elements; and a touch electrode layer including mesh electrodes on a side of the encapsulating layer away from the base substrate. The encapsulating layer includes at least an organic encapsulating sub-layer having a first thickness in at least a sub-region of the transition region, and a second thickness in the display region, the first thickness being smaller than the second thickness. Mesh electrode lines of the mesh electrodes have a first line width in at least the sub-region of the transition region, and a second line width in the display region, the first line width being greater than the second line width.Type: GrantFiled: January 15, 2021Date of Patent: April 9, 2024Assignees: Mianyang BOE Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Bo Ruan, Lang Min, Guofeng Jia, Peng He, Shichao Ma, Chongxi Wei, Kemeng Tong
-
Patent number: 11955400Abstract: A heat distribution device comprising a main body, a recessed cavity positioned within the main body, the recessed cavity having an interior surface, a peripheral wall extending around and defining the interior surface, and a central point within the recessed cavity. A plurality of ribs may extend away from the interior surface of the recessed cavity. The plurality of ribs may be concentrically arranged around the central point and define a plurality of channels therebetween. Each of the plurality of ribs may have a top surface that slopes toward or away from the central point. The plurality of ribs may be arranged so that the top surfaces of the plurality of ribs collectively form a collective sloped surface within the heat distribution device.Type: GrantFiled: March 4, 2022Date of Patent: April 9, 2024Assignee: Google LLCInventor: Xu Zuo
-
Patent number: 11948893Abstract: The disclosure is directed to an electronic device with a lid to manage radiation feedback. The electronic device includes a lid having at least one sidewall and a top wall, as well as a semiconductor positioned within a cavity of the lid. In certain embodiments, the lid includes at least one dielectric material and at least one internal conductive layer at least partially embedded within the at least one dielectric material. In certain embodiments, the lid includes dielectric material, as well as an internal wall extending from the top wall and positioned between an input port and an output port of the semiconductor. Such configurations may suppress any undesirable feedback through the lid between the input port and the output port of the semiconductor.Type: GrantFiled: December 21, 2021Date of Patent: April 2, 2024Assignee: Qorvo US, Inc.Inventors: Zhunming Du, Christopher Sanabria, Timothy M. Gittemeier, Terry Hon, Anthony Chiu, Tariq Lodhi
-
Patent number: 11942453Abstract: A 3D integrated circuit device can include a substrate, a thermal interface layer and at least one die, at least one device layer bonded between the thermal interface layer and the at least one die, wherein the thermal interface layer enhances conductive heat transfer between the at least one device layer and the at least one die, and a heat sink located adjacent to a heat spreader, wherein the thermal interface layer, the at least one die and the at least one device layer are located between the heat spreader and the substrate.Type: GrantFiled: August 13, 2021Date of Patent: March 26, 2024Assignee: Kambix Innovations, LLCInventors: Kambiz Vafai, Andisheh Tavakoli, Mohammad Reza Salimpour
-
Patent number: 11942391Abstract: The present disclosure relates to a system in package having a chiplet with a first substrate and a first die deposed over the first substrate, a second die, a second substrate that the chiplet and the second die are deposed over, and a heatsink spreader deposed over the chiplet and the second die. Herein, the first substrate includes layered-cake shaped heatsink stanchions that are coupled to the first die, and the second substrate includes layered-cake shaped heatsink stanchions that are coupled to the chiplet and the second die. As such, heat generated by the first die can be dissipated by the heatsink stanchions within the first and second substrates, and heat generated by the second die can be dissipated by the heatsink stanchions within the second substrate. Furthermore, the heat generated by the first die and the second die can be dissipated by the heatsink spreader above them.Type: GrantFiled: November 30, 2021Date of Patent: March 26, 2024Assignee: Qorvo US, Inc.Inventors: Kelly M. Lear, Jeffrey Miller, Mihir Roy, Christine Blair
-
Patent number: 11942400Abstract: A semiconductor apparatus that ensures heat dissipation using a heat dissipating member with multiple fins formed by folding a metal plate, a manufacturing method for the semiconductor apparatus, and a power converter are obtained. The semiconductor device is bonded to a lead frame. The lead frame is provided on an insulating layer and a metal base plate is provided on the face opposite to the face of the insulating layer on which the semiconductor device is bonded. The semiconductor device, the lead frame, the insulating layer, and the metal base plate are sealed with a sealing member in such a way that a portion of the lead frame and a portion of the metal base plate are exposed. The exposed portion of the metal base plate exposed from the sealing member is inserted in an opening of a support frame. A heat dissipating member is bonded to both the metal base plate and the support frame.Type: GrantFiled: February 26, 2019Date of Patent: March 26, 2024Assignee: MITSUBISHI ELECTRIC CORPORATIONInventors: Hodaka Rokubuichi, Kei Yamamoto, Kuniyuki Sato
-
Patent number: 11942399Abstract: A semiconductor device includes a plurality of functional blocks, each being configured to provide at least one predetermined function. The functional blocks at least include a first functional block and a second functional block. The first functional block and the second functional block are coupled in serial with a predetermined current flowing therethrough.Type: GrantFiled: January 18, 2023Date of Patent: March 26, 2024Assignee: MEDIATEK INC.Inventors: Yi-Tao Tsai, Yun-Tai Hsiao