Patents Examined by Pho M. Luu
-
Patent number: 11887640Abstract: A magnetoelectric memory device includes a magnetic tunnel junction located between a first electrode and a second electrode. The magnetic tunnel junction includes a reference layer, a nonmagnetic tunnel barrier layer, a free layer, and a dielectric capping layer. At least one layer that provides voltage-controlled magnetic anisotropy is provided within the magnetic tunnel junction, which may include a pair of nonmagnetic metal dust layers located on, or within, the free layer, or a two-dimensional metal compound layer including a compound of a nonmagnetic metallic element and a nonmetallic element.Type: GrantFiled: June 7, 2021Date of Patent: January 30, 2024Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Derek Stewart, Alan Kalitsov, Bhagwati Prasad
-
Patent number: 11881272Abstract: A nonvolatile memory device includes at least one memory block and a control circuit. The at least one memory block includes a plurality of cell strings, each including a string selection transistor, a plurality of memory cells and a ground selection transistor. The control circuit controls a program operation by precharging channels of the plurality of cell strings to a first voltage during a bit-line set-up period of a program loop, applying a program voltage to a selected word-line of the plurality of cell strings during a program execution period of the program loop and after recovering voltages of the selected word-line and unselected word-lines of the plurality of cell strings to a negative voltage smaller than a ground voltage, recovering the voltages of the selected word-line and the unselected word-lines to a second voltage greater than the ground voltage during a recovery period of the program loop.Type: GrantFiled: January 26, 2023Date of Patent: January 23, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Yonghyuk Choi, Sangwan Nam, Jaeduk Yu, Yohan Lee
-
Patent number: 11871679Abstract: A magnetoelectric memory device includes a magnetic tunnel junction located between a first electrode and a second electrode. The magnetic tunnel junction includes a reference layer, a nonmagnetic tunnel barrier layer, a free layer, and a dielectric capping layer. At least one layer that provides voltage-controlled magnetic anisotropy is provided within the magnetic tunnel junction, which may include a pair of nonmagnetic metal dust layers located on, or within, the free layer, or a two-dimensional metal compound layer including a compound of a nonmagnetic metallic element and a nonmetallic element.Type: GrantFiled: June 7, 2021Date of Patent: January 9, 2024Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Alan Kalitsov, Derek Stewart, Bhagwati Prasad
-
Patent number: 11869599Abstract: A nonvolatile memory device includes cell strings commonly connected between bitlines and a source line where the cell strings are grouped into memory blocks. During a precharge period, channels of the cell strings of a selected memory block are precharged by applying a gate induced drain leakage (GIDL) on voltage to gates of GIDL transistors included in the cell strings of the selected memory block where the GIDL on voltage has a voltage level to induce GIDL. During the precharge period, precharge of channels of the cell strings of an unselected memory block are prevented by controlling a gate voltage of GIDL transistors included in the cell strings of the unselected memory block to prevent the GIDL. During a program execution period after the precharge period, memory cells of the selected memory block connected to a selected wordline are programmed by applying a program voltage to the selected wordline.Type: GrantFiled: December 12, 2022Date of Patent: January 9, 2024Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jungmin Park, Kyunghoon Sung, Ilhan Park, Jisang Lee, Joon Suc Jang, Sanghyun Joo
-
Patent number: 11869567Abstract: A refresh control circuit includes: a random output sub-circuit for sequentially receiving n single-row addresses and m single-row addresses in L single-row addresses, a single enabling duration of word lines pointed to by the n single-row addresses being greater than a preset duration, the m single-row addresses ranking top m in occurrence frequency, the L single-row addresses corresponding to word lines turned on between adjacent refresh commands, n being a natural number, and m being a positive integer; and for receiving a first random number which is a positive integer less than or equal to n+m, and then outputting an i-th received single-row address, i being equal to the first random number; and a row hammer address generation sub-circuit for outputting a row hammer address corresponding to the received single-row address acting as a refresh object corresponding to the refresh command.Type: GrantFiled: January 6, 2022Date of Patent: January 9, 2024Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Xianlei Cao
-
Patent number: 11868253Abstract: Memory devices, systems and methods include a buffer interface to translate high speed data interactions on a host interface side into slower, wider data interactions on a DRAM interface side. The slower, and wider DRAM interface may be configured to substantially match the capacity of the narrower, higher speed host interface. In some configurations, the buffer interface may be configured to provide multiple sub-channel interfaces each coupled to one or more regions within the memory structure and configured to facilitate data recovery in the event of a failure of some portion of the memory structure. Selected memory devices, systems and methods include an individual DRAM die, or one or more stacks of DRAM dies coupled to a buffer die.Type: GrantFiled: July 11, 2022Date of Patent: January 9, 2024Inventors: Brent Keeth, Owen Fay, Chan H. Yoo, Roy E. Greeff, Matthew B. Leslie
-
Patent number: 11869601Abstract: A memory system includes a first memory cell array which is a nonvolatile memory cell array, a controller configured to control read and write of data, a first data latch group used for input and output of the data between the controller and the first memory cell array, and at least one second data latch group in which stored data is maintained when the data is read from the first memory cell array by the controller. The controller is configured to store management information in the at least one second data latch group when or before executing a read process for the data from the first memory cell array, the management information being in a second memory cell array and used for read of the data.Type: GrantFiled: November 7, 2022Date of Patent: January 9, 2024Assignee: Kioxia CorporationInventors: Kenji Sakurada, Naomi Takeda, Masanobu Shirakawa, Marie Takada
-
Patent number: 11864468Abstract: A magnetoresistive random access memory (MRAM) device includes a first array region and a second array region on a substrate, a first magnetic tunneling junction (MTJ) on the first array region, a first top electrode on the first MTJ, a second MTJ on the second array region, and a second top electrode on the second MTJ. Preferably, the first top electrode and the second top electrode include different nitrogen to titanium (N/Ti) ratios.Type: GrantFiled: June 16, 2021Date of Patent: January 2, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Si-Han Tsai, Dong-Ming Wu, Chen-Yi Weng, Ching-Hua Hsu, Ju-Chun Fan, Yi-Yu Lin, Che-Wei Chang, Po-Kai Hsu, Jing-Yin Jhang
-
Patent number: 11862281Abstract: A word line lead-out structure and a method for preparing the same are provided. A word line extending along an X-axis direction is formed on a substrate. A contact hole covering the word line along a Y-axis direction is formed, the X-axis direction being perpendicular to the Y-axis direction. A metal line covering the contact hole is formed, the contact hole being located between the word line and the metal line and being contacted with the word line and the metal line. The contact area between the contact hole and the metal line is larger than that between the contact hole and the word line.Type: GrantFiled: August 12, 2021Date of Patent: January 2, 2024Assignee: CHANGXIN MEMORY TCHNOLOGIES, INC.Inventor: ChihCheng Liu
-
Patent number: 11862242Abstract: Systems and methods for performing a pattern matching operation in a memory device are disclosed. The memory device may include a controller and memory arrays where the memory arrays store different patterns along bit lines. An input pattern is applied to the memory array(s) to determine whether the pattern is stored in the memory device. Word lines may be activated in series or in parallel to search for patterns within the memory array. The memory array may include memory cells that store binary digits, discrete values or analog values.Type: GrantFiled: March 9, 2022Date of Patent: January 2, 2024Assignee: Lodestar Licensing Group LLCInventor: Dmitri Yudanov
-
Patent number: 11854595Abstract: A refresh circuit and a memory. The refresh circuit includes: a row hammer address generation module, configured to receive a row activate command, a precharge command, and a single row address corresponding to the row activate command, and output a row hammer address corresponding to the single row address, where each of the single row addresses corresponds to a word line, the row activate command is configured to activate a word line pointed to by the single row address, and the precharge command is configured to inactivate the word line; and output the row hammer address if a single activation time of the word line is greater than a preset time; and a signal selector, configured to receive the row hammer address and a regular refresh address, and at least output the row hammer address.Type: GrantFiled: November 8, 2021Date of Patent: December 26, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Xianlei Cao
-
Patent number: 11854943Abstract: An integrated circuit (IC) package includes a logic die, a substrate, a memory die positioned between the logic die and the substrate, and a power distribution structure configured to electrically couple the logic die to the substrate. The power distribution structure includes a plurality of conductive segments positioned between the logic die and the memory die, a plurality of bump structures positioned between the memory die and the substrate, and a plurality of through-silicon vias (TSVs) electrically coupled to the plurality of conductive segments and the plurality of bump structures, and a TSV of the plurality of TSVs extends through, and is electrically isolated from, a memory macro of the memory die.Type: GrantFiled: January 12, 2023Date of Patent: December 26, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., TSMC NANJING COMPANY, LIMITEDInventors: Hidehiro Fujiwara, Tze-Chiang Huang, Hong-Chen Cheng, Yen-Huei Chen, Hung-Jen Liao, Jonathan Tsung-Yung Chang, Yun-Han Lee, Lee-Chung Lu
-
Patent number: 11847317Abstract: A processing device of a memory sub-system is configured to select, during a first period of time of a plurality of predetermined periods of time, a first voltage bin of a plurality of voltage bins associated with a memory device; perform, during a second period of time, a read operation of a block of the memory device, using a first set of read level offsets associated with the first voltage bin; determine a trigger metric associated with the first set of read level offsets; and responsive to determining that the trigger metric satisfies a predefined condition, performing a second read operation, during a third period of time, using the first set of read level offsets associated with the first voltage bin.Type: GrantFiled: June 27, 2022Date of Patent: December 19, 2023Assignee: Micron Technology, Inc.Inventors: Shane Nowell, Mustafa N Kaynak
-
Patent number: 11848225Abstract: Methods and apparatus for pre-treating semiconductor wafers before edge trimming to enhance wafer edge quality prior to thinning the semiconductor wafers from an initial thickness, and increasing yield post-thinning of the pre-treated, edge trimmed semiconductor wafers. An apparatus includes a stage configured to receive one of a device wafer or a carrier wafer having a device wafer mounted thereto thereon, a laser tool located above the stage and oriented to direct a laser beam downwardly toward the stage, and a vertically movable blade rotatable about a horizontal axis along a radius from a vertical axis at a center of the device wafer and positionable proximate to and radially inward of an outer periphery of the device wafer.Type: GrantFiled: December 8, 2022Date of Patent: December 19, 2023Assignee: Micron Technology, Inc.Inventor: Jing-Cheng Lin
-
Patent number: 11842770Abstract: A processing unit, including a first circuit, and a first circuit element connected to the first circuit. The first circuit element is at least charged by the first circuit.Type: GrantFiled: December 30, 2020Date of Patent: December 12, 2023Assignee: International Business Machines CorporationInventors: Tayfun Gokmen, Seyoung Kim, Hyung-Min Lee, Wooram Lee, Paul Michael Solomon
-
Patent number: 11841732Abstract: A predictive clock controller is provided for modifying the frequency of a clock signal provided to a processing unit based on knowledge of the power usage by the application running on the processing unit during different execution periods. The predictive clock controller counts barrier syncs for the application, so as to determine where the application is in its sync schedule. The predictive clock controller is able to determine from the number of counted syncs, when the application will transition from one execution period to another execution period with different power requirements, and to adjust the clock frequency accordingly.Type: GrantFiled: June 30, 2021Date of Patent: December 12, 2023Assignee: GRAPHCORE LIMITEDInventors: Owain Jones, Daniel John Pelham Wilkinson
-
Patent number: 11842783Abstract: Methods, systems, and devices related to counter-based sense amplifier method for memory cells are described. The counter-based read algorithm may comprise the following phases: storing in a counter associated to an array of memory cells the value of the number of bits having a predetermined logic value of the data bits stored in the memory array; reading from said counter the value corresponding to the number of bits having the predetermined logic value; reading the data stored in the array of memory cells by applying a ramp of biasing voltages; counting the number of bits having the predetermined logic value during the data reading phase; stopping the data reading phase when the number of bits having the predetermined logic value is equal to the value stored in said counter.Type: GrantFiled: March 3, 2020Date of Patent: December 12, 2023Assignee: Micron Technology, Inc.Inventors: Riccardo Muzzetto, Ferdinando Bedeschi, Umberto Di Vincenzo
-
Patent number: 11844213Abstract: Various embodiments of the present disclosure are directed towards an integrated chip including a first well region and a second well region disposed within a substrate. A gate electrode overlies the first well region and the second well region. A first memory active region is disposed within the second well region. A second memory active region is disposed within the second well region and is laterally offset from the first memory active region by a non-zero distance.Type: GrantFiled: June 30, 2022Date of Patent: December 12, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Hsien Chen, Chun-Yao Ko, Felix Ying-Kit Tsui
-
Patent number: 11839168Abstract: A system and method for storing information in a quantum computer using a quantum storage ring. The method comprises cooling ions in the quantum storage ring to a low temperature; and binding the ions into a lattice structure, forming an ion Coulomb crystal.Type: GrantFiled: September 29, 2022Date of Patent: December 5, 2023Assignee: U.S. Department of EnergyInventors: Kevin Brown, Thomas Roser
-
Patent number: 11830573Abstract: A memory device includes a first receive circuit to receive a control signal of a memory access request from a memory controller. A second receive circuit receives a timing signal from the memory controller. The memory device includes circuitry to transmit, during a calibration mode of operation, feedback to the memory controller along a data path, the feedback indicative of a phase relationship been the control signal and the timing signal.Type: GrantFiled: March 25, 2022Date of Patent: November 28, 2023Assignee: Rambus Inc.Inventors: Ian P. Shaeffer, Bret Stott, Benedict C. Lau