Patents Examined by Raj R Gupta
  • Patent number: 11121310
    Abstract: A structure used in the formation of a spintronics element, the spintronics element to include a plurality of laminated layers, includes a substrate, a plurality of laminated layers formed on the substrate, an uppermost layer of the plurality of laminated layers being a non-magnetic layer containing oxygen, and a protection layer directly formed on the uppermost layer, the protection layer preventing alteration of characteristics of the uppermost layer while exposed in an atmosphere including H2O, a partial pressure of H2O in the atmosphere being equal to or larger than 10?4 Pa, no other layer being directly formed on the protection layer.
    Type: Grant
    Filed: July 16, 2019
    Date of Patent: September 14, 2021
    Assignee: TOHOKU UNIVERSITY
    Inventors: Soshi Sato, Masaaki Niwa, Hiroaki Honjo, Shoji Ikeda, Hideo Ohno, Tetsuo Endo
  • Patent number: 11101384
    Abstract: A power semiconductor device includes a substrate, a first well, a second well, a drain, a source, a first gate structure, a second gate structure and a doping region. The first well has a first conductivity and extends into the substrate from a substrate surface. The second well has a second conductivity and extends into the substrate from the substrate surface. The drain has the first conductivity and is disposed in the first well. The source has the first conductivity and is disposed in the second well. The first gate structure is disposed on the substrate surface and at least partially overlapping with the first well and second well. The second gate structure is disposed on the substrate surface and overlapping with the second well. The doping region has the first conductivity, is disposed in the second well and connects the first gate structure with the second gate structure.
    Type: Grant
    Filed: October 16, 2020
    Date of Patent: August 24, 2021
    Assignee: UNITED MICROELECTRONICS CORP.
    Inventors: Zong-Han Lin, Yi-Han Ye
  • Patent number: 11101271
    Abstract: A method of forming an array of cross point memory cells comprises using two, and only two, masking steps to collectively pattern within the array spaced lower first lines, spaced upper second lines which cross the first lines, and individual programmable devices between the first lines and the second lines where such cross that have an upwardly open generally U-shape vertical cross-section of programmable material laterally between immediately adjacent of the first lines beneath individual of the upper second lines. Arrays of cross point memory cells independent of method of manufacture are disclosed.
    Type: Grant
    Filed: January 20, 2020
    Date of Patent: August 24, 2021
    Assignee: Micron Technology, Inc.
    Inventor: Durai Vishak Nirmal Ramaswamy
  • Patent number: 11075297
    Abstract: A semiconductor device includes a semiconductor layer. A first conductivity type region is formed on a base layer portion of the semiconductor layer. A body region of a second conductivity type is formed on the semiconductor layer to be in contact with the first conductivity type region. A trench in which a gate electrode is embedded through a gate insulating film is formed on the semiconductor layer. The trench penetrates through the body region, so that a deepest portion thereof reaches the first conductivity type region. A source region of the first conductivity type is formed on a surface layer portion of the semiconductor layer around the trench. The gate insulating film includes a thick-film portion having a relatively large thickness on a bottom surface of the trench.
    Type: Grant
    Filed: February 20, 2020
    Date of Patent: July 27, 2021
    Assignee: ROHM CO., LTD.
    Inventor: Naoki Izumi
  • Patent number: 11069766
    Abstract: A display panel with irregular shape and a display device. The display panel with irregular shape includes a plurality of first constant potential lines and a plurality of data lines with different lengths; and a display area is divided into a plurality of display subareas in the extending direction of the first constant potential lines, and at least one data line is arranged in each display subarea. For the different display subareas, a shorter one of the plurality of data lines in the display subareas is associated with a larger total overlapped area between this data line in the display subareas and the associated one of the plurality first constant potential lines.
    Type: Grant
    Filed: December 30, 2019
    Date of Patent: July 20, 2021
    Assignee: SHANGHAI TIANMA AM-OLED CO., LTD.
    Inventor: Baosheng Tao
  • Patent number: 11063042
    Abstract: A semiconductor device having a first region and a second region is provided. The first region has a first protruding structure and a second protruding structure. The second region has a third protruding structure and a fourth protruding structure. First, second, third, and fourth epi-layers are formed on the first, second, third, and fourth protruding structures, respectively. The first and second epi-layers are covered with a first photoresist layer while leaving the third and fourth epi-layers exposed. A dielectric layer is formed over the first photoresist layer and over the third and fourth epi-layers. A portion of the dielectric layer is covered with a second photoresist layer. The portion of the dielectric layer is formed over the third and fourth epi-layers. Portions of the dielectric layer not protected by the first and second photoresist layers are etched. The first and second photoresist layers are removed.
    Type: Grant
    Filed: October 7, 2019
    Date of Patent: July 13, 2021
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Chen-Han Wang, Chun-Hsiung Lin
  • Patent number: 11043522
    Abstract: The present disclosure, in some embodiments, relates to a multi-dimensional integrated chip structure. The structure includes a first interconnect layer within a first dielectric structure on a first substrate, and a second interconnect layer within a second dielectric structure on a second substrate. A bonding structure is between the first dielectric structure and the second substrate. An inter-tier interconnect structure extends through the second substrate and between a top of the first interconnect layer and a bottom of the second interconnect layer. The inter-tier interconnect structure includes a first region having substantially vertical sidewalls extending through the second substrate and a second region below the first region and having tapered sidewalls surrounded by the bonding structure.
    Type: Grant
    Filed: October 23, 2018
    Date of Patent: June 22, 2021
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Jeng-Shyan Lin, Dun-Nian Yaung, Jen-Cheng Liu, Hsun-Ying Huang, Wei-Chih Weng, Yu-Yang Shen
  • Patent number: 11004983
    Abstract: An object is to provide a memory device including a memory element that can be operated without problems by a thin film transistor with a low off-state current. Provided is a memory device in which a memory element including at least one thin film transistor that includes an oxide semiconductor layer is arranged as a matrix. The thin film transistor including an oxide semiconductor layer has a high field effect mobility and low off-state current, and thus can be operated favorably without problems. In addition, the power consumption can be reduced. Such a memory device is particularly effective in the case where the thin film transistor including an oxide semiconductor layer is provided in a pixel of a display device because the memory device and the pixel can be formed over one substrate.
    Type: Grant
    Filed: January 31, 2020
    Date of Patent: May 11, 2021
    Assignee: Semiconductor Energy Laboratory Co., Ltd.
    Inventors: Shunpei Yamazaki, Masashi Tsubuku, Kosei Noda, Kouhei Toyotaka, Kazunori Watanabe, Hikaru Harada
  • Patent number: 11005066
    Abstract: This organic electronic device using an adhesive film encapsulation technology includes: a substrate; an electrode layer formed of a transparent conductive material on the top surface of the substrate; an active region layer which is an active layer that induces the flow of holes or electrons in a portion of the electrode layer; a counter electrode formed of a conductive material on the top surface of the electrode layer and the active region layer; an adhesive film attached to cover a region including the active region layer; and a cover material disposed at a certain distance vertically upward and apart from the adhesive film, and sealing the space between counter electrodes by using an encapsulating material along both edges thereof, wherein a gap is formed between the adhesive film and the cover material.
    Type: Grant
    Filed: December 29, 2016
    Date of Patent: May 11, 2021
    Assignee: Dongjin Semichem Co., Ltd.
    Inventor: Dong Hyun Lee
  • Patent number: 11004826
    Abstract: A method includes forming a dielectric layer over a carrier, forming a plurality of bond pads in the dielectric layer, and performing a planarization to level top surfaces of the dielectric layer and the plurality of bond pads with each other. A device die is bonded to the dielectric layer and portions of the plurality of bond pads through hybrid bonding. The device die is encapsulated in an encapsulating material. The carrier is then demounted from the device die and the dielectric layer.
    Type: Grant
    Filed: July 16, 2018
    Date of Patent: May 11, 2021
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chen-Hua Yu, Sung-Feng Yeh, Ming-Fa Chen
  • Patent number: 11005029
    Abstract: A device is disclosed. The device includes a first magnetic layer and a tunnel barrier. The first magnetic layer has a volume uniaxial magnetic crystalline anisotropy. The magnetic moment of the first layer is substantially perpendicular to the first layer. The tunnel barrier is in proximity to the first magnetic layer. The orientation of the magnetic moment of the first magnetic layer is reversed by spin transfer torque induced by current passing between and through the first magnetic layer and the tunnel barrier.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: May 11, 2021
    Assignees: Samsung Electronics Co., Ltd.
    Inventors: Jaewoo Jeong, Mahesh G. Samant, Stuart S. P. Parkin, Yari Ferrante
  • Patent number: 10998229
    Abstract: Systems, methods, and devices facilitating a transistor with an improved self-aligned contact are provided. In one example, a method comprises depositing a dielectric layer onto a first gate region and a second gate region of a semiconductor device, wherein the first gate region and the second gate region are separated by a substrate contact region, and wherein the dielectric layer has a first etch sensitivity to an inter-layer dielectric; and depositing a sacrificial layer onto the dielectric layer, wherein the sacrificial layer has a second etch sensitivity to the inter-layer dielectric that is greater than the first etch sensitivity.
    Type: Grant
    Filed: October 29, 2018
    Date of Patent: May 4, 2021
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Kangguo Cheng, Zhenxing Bi, Juntao Li, Dexin Kong
  • Patent number: 10983278
    Abstract: An apparatus comprises a substrate having a plateau region and a trench region, a metal layer over the plateau region, a semiconductor component over the trench region, wherein a gap is between the plateau region and the semiconductor component, an adhesion promoter layer over the plateau region, the semiconductor component and the gap, a dielectric layer over the adhesion promoter layer and a bonding interface formed between the adhesion promoter layer and the dielectric layer, wherein the bonding interface comprises a chemical structure comprising a first dielectric material of the adhesion promoter layer and a second dielectric material of the dielectric layer.
    Type: Grant
    Filed: September 25, 2018
    Date of Patent: April 20, 2021
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chun-Hao Tseng, Ying-Hao Kuo, Kai-Fang Cheng, Hai-Ching Chen, Tien-I Bao
  • Patent number: 10957578
    Abstract: The present disclosure relates to semiconductor structures and, more particularly, to a single diffusion break device and methods of manufacture. The structure includes a single diffusion break structure with a fill material between sidewall spacers of the single diffusion break structure and a channel oxidation below the fill material.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: March 23, 2021
    Assignee: GLOBALFOUNDRIES U.S. INC.
    Inventors: Wei Hong, Hui Zang, Hsien-Ching Lo, Zhenyu Hu, Liu Jiang
  • Patent number: 10937869
    Abstract: The subject matter disclosed herein relates to wide band gap semiconductor power devices and, more specifically, to high-energy implantation masks used in forming silicon carbide (SiC) power devices, such as charge balanced (CB) SiC power devices. An intermediate semiconductor device structure includes a SiC substrate layer having a first conductivity type and silicon carbide (SiC) epitaxial (epi) layer having the first conductivity type disposed on the SiC substrate layer. The intermediate device structure also includes a silicon high-energy implantation mask (SiHEIM) disposed directly on a first portion of the SiC epi layer and having a thickness between 5 micrometers (?m) and 20 ?m. The SiHEIM is configured to block implantation of the first portion of the SiC epi layer during a high-energy implantation process having an implantation energy greater than 500 kiloelectron volts (keV).
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: March 2, 2021
    Assignee: GENERAL ELECTRIC COMPANY
    Inventors: William Gregg Hawkins, Reza Ghandi, Christopher Bauer, Shaoxin Lu
  • Patent number: 10910394
    Abstract: A semiconductor memory array includes a first nonvolatile memory cell having a first charge storage layer and a first gate electrode and a second nonvolatile memory cell, adjacent to the first memory cell in a first direction, having a second charge storage layer and a second gate electrode. The first and second electrodes extend in a second direction perpendicular to the first direction, the first electrode has a first contact section extending toward the second electrode in the first direction, and the second electrode has a second contact section extending toward the first electrode in the first direction. The first and second contact positions are shifted in the second direction, respectively, and the first electrode and the first contact section are electrically separated from the second electrode and the second contact section.
    Type: Grant
    Filed: May 22, 2020
    Date of Patent: February 2, 2021
    Assignee: Renesas Electronics Corporation
    Inventors: Tsutomu Okazaki, Akira Kato, Kan Yasui, Kyoya Nitta, Digh Hisamoto, Yasushi Ishii, Daisuke Okada, Toshihiro Tanaka, Toshikazu Matsui
  • Patent number: 10910604
    Abstract: The disclosure discloses an organic light-emitting display panel, a method for adjusting color temperature thereof, and a display device, and the organic light-emitting display panel includes: an underlying substrate, and a plurality of light-emitting elements arranged on the underlying substrate; each of the light-emitting elements includes a first electrode, a first light-emitting layer, a second electrode, a second light-emitting layer, and a third electrode arranged on the underlying substrate in that order in a light exit direction of the organic light-emitting display panel, where a wavelength of emitted light from the first light-emitting layer is greater than a wavelength of emitted light from the second light-emitting layer; and the first electrode, the second electrode, and the third electrode are connected respectively with different voltage signal terminals.
    Type: Grant
    Filed: March 5, 2018
    Date of Patent: February 2, 2021
    Assignee: SHANGHAI TIANMA AM-OLED CO., LTD.
    Inventors: Shuang Cheng, Jinghua Niu, Xiangcheng Wang, Yuji Hamada, Angran Zhang, Run Yang
  • Patent number: 10910375
    Abstract: Aspects of the disclosure provide a semiconductor device and a method for forming the semiconductor device. The semiconductor device includes a first transistor formed in a first region of the semiconductor device. The first transistor includes a first channel structure extending between a source terminal and a drain terminal of the first transistor. The first transistor includes a second channel structure that is stacked on the first channel structure in a vertical direction above a substrate of the semiconductor device. Further, the first transistor includes a first gate structure configured to wrap around the first channel structure and the second channel structure with a first metal cap between the first channel structure and the second channel structure. The first metal cap has a different work function from another portion of the first gate structure.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: February 2, 2021
    Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Kuo-Cheng Ching, Shi Ning Ju, Ching-Wei Tsai, Kuan-Lun Cheng, Chih-Hao Wang
  • Patent number: 10903315
    Abstract: A technique relates to a semiconductor device. A bottom sacrificial layer is formed on a substrate. A stack is formed over the bottom sacrificial layer and a dummy gate is formed over the stack. The bottom sacrificial layer is removed from under the stack so as to leave an opening. An isolation layer is formed in the opening, the isolation layer being positioned between the stack and the substrate.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: January 26, 2021
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Nicolas Loubet, Robin Hsin Kuo Chao, Julien Frougier, Ruilong Xie
  • Patent number: 10886286
    Abstract: An embodiment includes a substrate having a surface; a first layer that includes a metal and is on the substrate; a second layer that includes the metal and is on the first layer; a first switching device between the first and second layers; a second switching device between the first and second layers; a capacitor between the first and second layers, the capacitor including ferroelectric materials; a memory cell that includes the first switching device and the capacitor; an interconnect line that couples the first and second switching devices to each other; wherein: (a) the surface is substantially disposed in a first plane, and (b) a second plane is parallel to the first plane, the second plane intersecting the first and second switching devices. Other embodiments are addressed herein.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: January 5, 2021
    Assignee: Intel Corporation
    Inventors: Ashish Verma Penumatcha, Daniel H. Morris, Uygar E. Avci, Ian A. Young