Patents Examined by Shouxiang Hu
-
Patent number: 11069530Abstract: A microelectronic device is formed by forming a platinum-containing layer on a substrate of the microelectronic device. A cap layer is formed on the platinum-containing layer so that an interface between the cap layer and the platinum-containing layer is free of platinum oxide. The cap layer is etchable in an etch solution which also etches the platinum-containing layer. The cap layer may be formed on the platinum-containing layer before platinum oxide forms on the platinum-containing layer. Alternatively, platinum oxide on the platinum-containing layer may be removed before forming the cap layer. The platinum-containing layer may be used to form platinum silicide. The platinum-containing layer may be patterned by forming a hard mask or masking platinum oxide on a portion of the top surface of the platinum-containing layer to block the wet etchant.Type: GrantFiled: November 19, 2019Date of Patent: July 20, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Sebastian Meier, Helmut Rinck, Mike Mittelstaedt
-
Patent number: 11069601Abstract: The present disclosure is directed to leadless semiconductor packages with improved wettable flanks that encourage the formation of solder fillets when the leadless semiconductor package is mounted to a substrate. The solder fillets are consistently formed and are easily detectable by inspection systems, such as automated optical inspection (AOI) systems.Type: GrantFiled: February 1, 2019Date of Patent: July 20, 2021Assignee: STMicroelectronics, Inc.Inventors: Ian Harvey Arellano, Aaron Cadag, Ela Mia Cadag
-
Patent number: 11056602Abstract: A graphene device for filtering color, involving a graphene structure responsive to continuous in-situ electrical gate-tuning of a Fermi level thereof and a plurality of nanoparticles disposed in relation to the graphene structure, each portion of the plurality of nanoparticles having a distinct energy bandgap in relation to another portion of the plurality of nanoparticles, and each portion of the plurality of nanoparticles configured to one of activate and deactivate in relation to the distinct energy bandgap and in response to the in-situ electrical gate-tuning of the Fermi level of the graphene structure.Type: GrantFiled: June 20, 2019Date of Patent: July 6, 2021Assignee: United States of America as represented by the Secretary of the NavyInventors: Richard C. Ordonez, Carlos M. Torres, Jr., Cody K. Hayashi, David Garmire
-
Patent number: 11056402Abstract: An integrated circuit chip and a manufacturing method therefor, and a gate drive circuit, the integrated circuit chip comprising: a semiconductor substrate (103), a high voltage island (101a) being formed in the semiconductor substrate (103); a high voltage junction terminal (102a), the high voltage junction terminal (102a) surrounding the high voltage island (101a), a depletion type MOS device (N1) being formed on the high voltage junction terminal (102a), a gate electrode and a drain electrode of the depletion type MOS device (N1) being short connected, and a source electrode of the depletion type MOS device (N1) being connected to a high side power supply end (VB) of the integrated circuit chip; and a bipolar transistor (Q1), a collector electrode of the bipolar transistor (Q1) being short connected to the substrate and being connected to a low side power supply end (VCC) of the integrated circuit chip, an emitter of the bipolar transistor (Q1) being connected to a gate electrode of the depletion type MOSType: GrantFiled: August 31, 2018Date of Patent: July 6, 2021Assignee: CSMC TECHNOLOGIES FAB2 CO., LTD.Inventors: Lihui Gu, Sen Zhang, Congming Qi
-
Patent number: 11043578Abstract: The current disclosure describes techniques for forming a low resistance junction between a source/drain region and a nanowire channel region in a gate-all-around FET device. A semiconductor structure includes a substrate, multiple separate semiconductor nanowire strips vertically stacked over the substrate, a semiconductor epitaxy region adjacent to and laterally contacting each of the multiple separate semiconductor nanowire strips, a gate structure at least partially over the multiple separate semiconductor nanowire strips, and a dielectric structure laterally positioned between the semiconductor epitaxy region and the gate structure. The first dielectric structure has a hat-shaped profile.Type: GrantFiled: August 30, 2018Date of Patent: June 22, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tzu-Chung Wang, Chao-Ching Cheng, Tzu-Chiang Chen, Tung Ying Lee
-
Patent number: 11043437Abstract: Embodiments of the present disclosure generally relate to an optically transparent substrate, comprising a major surface having a peripheral edge region with an orientation feature formed therein, and a texture formed on the peripheral edge region, the texture having an opacity that is greater than an opacity of the major surface.Type: GrantFiled: January 7, 2019Date of Patent: June 22, 2021Assignee: APPLIED MATERIALS, INC.Inventors: Michael Yu-tak Young, Ludovic Godet, Robert Jan Visser
-
Patent number: 11037842Abstract: A semiconductor device includes a first normal pattern which is disposed in an active area of a semiconductor chip, wherein the first normal pattern has a particular shape and the active area includes circuitry for operating the semiconductor chip, and includes a first defective pattern and a second normal pattern which are disposed in a dummy area of the semiconductor chip, wherein the dummy area of the semiconductor chip is an area that does not perform functions for operating the semiconductor chip. The second normal pattern has the same shape as the first normal pattern and the first defective pattern has the same shape as the first normal pattern except for a first defect. The first normal pattern is disposed at a first level layer of the semiconductor chip.Type: GrantFiled: May 14, 2019Date of Patent: June 15, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Jong Doo Kim
-
Patent number: 11038066Abstract: A nanowire transistor structure includes a substrate. A first nanowire is suspended on the substrate. A first gate line crosses and surrounds the first nanowire. The first gate line includes a first end and a second end. A second gate line crosses and surrounds the first nanowire. The second gate line includes a third end and a fourth end. An interlayer dielectric encapsulates the first end, the second end, the third end and the fourth end. A first distance between the first end and the first nanowire is smaller than a third distance between the third end and the first nanowire.Type: GrantFiled: March 15, 2020Date of Patent: June 15, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventor: Po-Yu Yang
-
Patent number: 11037864Abstract: The present disclosure is directed to a lead frame including a die pad with cavities, and methods for attaching a semiconductor die to the lead frame. The cavities allow for additional adhesive to be formed on the die pad at the corners of the semiconductor die, and prevent the additional adhesive from overflowing on to active areas of the semiconductor die.Type: GrantFiled: February 1, 2019Date of Patent: June 15, 2021Assignee: STMicroelectronics, Inc.Inventors: Rennier Rodriguez, Maiden Grace Maming, Jefferson Talledo
-
Patent number: 11018002Abstract: A method for selectively depositing a Group IV semiconductor on a surface of a substrate is disclosed. The method may include, providing a substrate within a reaction chamber and heating the substrate to a deposition temperature. The method may further include, exposing the substrate to at least one Group IV precursor, and exposing the substrate to at least one Group IIIA halide dopant precursor. Semiconductor device structures including a Group IV semiconductor deposited by the methods of the disclosure are also provided.Type: GrantFiled: June 5, 2018Date of Patent: May 25, 2021Assignee: ASM IP Holding B.V.Inventors: Joe Margetis, John Tolle
-
Patent number: 11018092Abstract: A semiconductor wafer has a base material with a first thickness and first and second surfaces. A wafer scribe mark is disposed on the first surface of the base material. A portion of an interior region of the second surface of the base material is removed to a second thickness less than the first thickness, while leaving an edge support ring of the base material of the first thickness and an asymmetric width around the semiconductor wafer. The second thickness of the base material is less than 75 micrometers. The wafer scribe mark is disposed within the edge support ring. The removed portion of the interior region of the second surface of the base material is vertically offset from the wafer scribe mark. A width of the edge support ring is wider to encompass the wafer scribe mark and narrower elsewhere around the semiconductor wafer.Type: GrantFiled: February 14, 2020Date of Patent: May 25, 2021Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Michael J. Seddon
-
Patent number: 11011376Abstract: The present invention discloses a semiconductor structure with an epitaxial layer and method of manufacturing the same. The semiconductor structure with the epitaxial layer includes a substrate, a blocking layer on the substrate, multiple recesses formed in the substrate, wherein the recess extends along <111> crystal faces of the substrate, and an epitaxial layer on the blocking layer, wherein the epitaxial layer is provided with a buried portion in each recess and an above-surface portion formed on the blocking layer.Type: GrantFiled: January 8, 2019Date of Patent: May 18, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hsiao-Pang Chou, Hon-Huei Liu, Ming-Chang Lu, Chin-Fu Lin, Yu-Cheng Tung
-
Patent number: 11004723Abstract: A method for producing a layer of solid material includes: providing a solid body having opposing first and second surfaces, the second surface being part of the layer of solid material; generating defects by means of multiphoton excitation caused by at least one laser beam penetrating into the solid body via the second surface and acting in an inner structure of the solid body to generate a detachment plane, the detachment plane including regions with different concentrations of defects; providing a polymer layer on the solid body; and subjecting the polymer layer to temperature conditions to generate mechanical stress in the solid body, including cooling of the polymer layer to a temperature below ambient temperature, the cooling taking place such that due to stresses a crack propagates in the solid body along the detachment plane and the layer of solid material separates from the solid body along the crack.Type: GrantFiled: February 18, 2020Date of Patent: May 11, 2021Assignee: Siltectra GmbHInventors: Wolfram Drescher, Jan Richter, Christian Beyer
-
Patent number: 11005055Abstract: A display apparatus may include a base substrate including a first portion and a second portion smaller than the first portion, a plurality of pixels disposed on the first portion, a protection substrate disposed below the base substrate, and a groove disposed in a portion of the protection substrate and overlapped with the second portion. The groove may include a first region extending in a first direction, and a second region and a third region, which are arranged along the first direction, wherein the first region is interposed between the second region and the third region. The first and second portions may be arranged in a second direction crossing the first direction, and a width of each of the second and third regions may be larger than a first width of the first region, when measured in the second direction.Type: GrantFiled: February 1, 2019Date of Patent: May 11, 2021Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Horyun Chung, Sejoong Shin, Jungsik Nam, Taekyoung Hwang
-
Patent number: 11005063Abstract: A display substrate and a method for manufacturing the same are provided. The display substrate includes: a base substrate; a first-color sub-pixel region and a second-color sub-pixel region on the base substrate. The first-color sub-pixel region includes: a first reflective layer, a first isolation layer and a first anode layer, the first reflective layer and the first anode layer being electrically connected with each other through a first connection element which penetrates through the first isolation layer. The second-color sub-pixel region includes: a second reflective layer, a second isolation layer and a second anode layer, the second reflective layer and the second anode layer being electrically connected with each other through a second connection element which penetrates through the second isolation layer. Thicknesses of the first isolation layer and the second isolation layer are different.Type: GrantFiled: March 25, 2020Date of Patent: May 11, 2021Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Li Liu, Xiaochuan Chen, Shengji Yang, Kuanta Huang, Pengcheng Lu, Yongfa Dong
-
Patent number: 10998227Abstract: A method for fabricating a capacitor structure is described. The method for metal insulator metal capacitor in an integrated circuit device includes forming a first dielectric layer on a substrate. The first dielectric layer has a linear trench feature in which the capacitor is disposed. A bottom capacitor plate is formed in a lower portion of the trench. The bottom capacitor plate has an extended top face so that the extended top face extends upwards in a central region of the bottom capacitor plate metal relative to side regions. A high-k dielectric layer is formed over the extended top face of the bottom capacitor plate. A top capacitor plate is formed in a top, remainder portion of the trench on top of the high-k dielectric layer.Type: GrantFiled: January 2, 2020Date of Patent: May 4, 2021Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Theodorus E Standaert
-
Patent number: 10991907Abstract: A display device includes: a resin layer on the circuit layer including a groove surrounding and separating a display area; light-emitting elements on an upper surface of the resin layer so as to emit light with luminances controlled by the currents; a sealing layer covering the light-emitting elements; a second substrate above the sealing layer; a sealing material provided between the sealing layer and the second substrate so as to surround the display area and the groove; and a filling layer surrounded by the sealing material between the sealing layer and the second substrate. The groove is formed along a line describing a shape that is inscribed in a rectangle and not in contact with corners of the rectangle as viewed in a direction vertical to the upper surface of the resin layer.Type: GrantFiled: January 16, 2020Date of Patent: April 27, 2021Assignee: Japan Display Inc.Inventors: Takayasu Suzuki, Toshihiro Sato
-
Patent number: 10985030Abstract: A method for manufacturing a semiconductor device includes preparing a lead frame, mounting a semiconductor element on an obverse face of the lead frame, forming a sealing resin covering the semiconductor element, forming a groove on a reverse face of the lead frame, and removing a portion of the lead frame and a portion of the sealing resin along a disposal region that is narrower than the groove and entirely overlaps with the groove. The preparing of the lead frame includes forming at least one recess located in the disposal region and having an end that is open in the thickness direction. The forming of the groove includes exposing the recess on a side of the reverse face of the lead frame. The removing is performed with reference to the recess.Type: GrantFiled: November 15, 2019Date of Patent: April 20, 2021Assignee: ROHM CO., LTDInventors: Kentaro Nasu, Kanako Deguchi
-
Patent number: 10971476Abstract: A bottom package substrate is provided that includes a plurality of metal posts that electrically couple through a die-side redistribution layer to a plurality of die interconnects. The metal posts and the die interconnects are plated onto a seed layer on the bottom package substrate.Type: GrantFiled: April 16, 2014Date of Patent: April 6, 2021Assignee: QUALCOMM IncorporatedInventors: Shiqun Gu, Ratibor Radojcic, Dong Wook Kim
-
Patent number: 10964593Abstract: A semiconductor structure and a method for forming the same are provided.Type: GrantFiled: August 9, 2019Date of Patent: March 30, 2021Assignees: Semiconductor Manufacturing (Shanghai) International Corporation, Semiconductor Manufacturing (Beijing) International CorporationInventor: Jin Jisong