Patents Examined by Sonya D. McCall-Shepard
-
Patent number: 10558073Abstract: The present application discloses a liquid crystal display panel including an array substrate having a data line layer including a plurality of columns of data lines; a counter substrate facing the array substrate, including a base substrate and a conductive material layer on the base substrate having a plurality of conductive material columns for preventing light leakage; and a black matrix layer having a plurality of black matrix columns corresponding to the plurality of conductive material columns and the plurality of columns of data lines.Type: GrantFiled: November 4, 2016Date of Patent: February 11, 2020Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Hui Li, Hyunsic Choi, Jing Lv, Xue Dong
-
Patent number: 10559523Abstract: A semiconductor package includes a die pad; a plurality of external connection terminals located around the die pad; a semiconductor chip located on a top surface of the die pad and electrically connected with the plurality of external connection terminals; and a sealing member covering the die pad, the plurality of external connection terminals and the semiconductor chip and exposing an outer terminal of each of the plurality of external connection terminals. A side surface of the outer terminal of each of the plurality of external connection terminals includes a first area, and the first area is plated.Type: GrantFiled: August 3, 2018Date of Patent: February 11, 2020Assignee: J-Devices CorporationInventor: Masafumi Suzuhara
-
Patent number: 10559728Abstract: A semiconductor package structure is disclosed. The package structure includes a first substrate, a second substrate on which the first substrate is disposed, and a semiconductor chip which is disposed on the first substrate. The two substrates can include two notches or two solder receiving portions. Therefore, when the package structure is disposed on the printed circuit board (PCB), the package structure will protrude less on the surface of the printed circuit board (PCB); or, the solders on the printed circuit board (PCB) will not be shifted by the package structure.Type: GrantFiled: August 27, 2018Date of Patent: February 11, 2020Assignee: Everlight Electronics Co., Ltd.Inventors: Chih-Ming Ho, Chun-Chih Liang, Ding-Hwa Cherng, Kuang-Mao Lu, Wen-Chueh Lo, Hao-Yu Yang, Chieh-Yu Kang, Han-Chang Pan
-
Patent number: 10553500Abstract: A plurality of semiconductor devices (5) are formed on a semiconductor wafer (1). A film thickness measurement wiring pattern (3,4) is formed on a dicing line (6,7) defining the plurality of semiconductor devices (5). An SOG film (10) is formed on the semiconductor devices (5) and the film thickness measurement wiring pattern (3,4). A film thickness of the SOG film (10) at a central part of the film thickness measurement wiring pattern (3,4) is measured. The film thickness measurement wiring pattern (3,4) is a rectangular pattern having long sides parallel to the dicing line (3,4).Type: GrantFiled: March 1, 2016Date of Patent: February 4, 2020Assignee: Mitsubishi Electric CorporationInventor: Yuji Kawasaki
-
Patent number: 10546838Abstract: An integrated circuit package assembly includes a first integrated circuit package and a second integrated circuit package. The first integrated circuit package includes a first integrated circuit die mounted on a first substrate. The second integrated circuit package includes a second integrated circuit die mounted on a second substrate. The second integrated circuit package is disposed under the first integrated circuit package. Solder bumps are disposed between the first integrated circuit package and the second integrated circuit package and provide electrical signal connections between the first integrated circuit die and the second integrated circuit die. A buffer layer is disposed between the first substrate and the second integrated circuit die to facilitate thermal conduction between the first integrated circuit package and the second integrated circuit package.Type: GrantFiled: December 14, 2018Date of Patent: January 28, 2020Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Hsien-Wei Chen
-
Patent number: 10546818Abstract: A semiconductor package includes a substrate, a semiconductor element disposed on the substrate, an encapsulating layer covering side surfaces and a top surface of the semiconductor element, an electromagnetic shield layer covering side surfaces of the substrate and side surfaces and a top surface of the encapsulating layer, and a titanium oxide layer formed above a top surface of the electromagnetic shield layer, and including a first portion containing divalent titanium oxide and a second portion containing tetravalent titanium oxide.Type: GrantFiled: August 31, 2017Date of Patent: January 28, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Yuusuke Takano
-
Patent number: 10535630Abstract: A semiconductor substrate contains a plurality of semiconductor die with a saw street between the semiconductor die. A plurality of bumps is formed over a first surface of the semiconductor die. An insulating layer is formed over the first surface of the semiconductor die between the bumps. A portion of a second surface of the semiconductor die is removed and a conductive layer is formed over the remaining second surface. The semiconductor substrate is disposed on a dicing tape, the semiconductor substrate is singulated through the saw street while maintaining position of the semiconductor die, and the dicing tape is expanded to impart movement of the semiconductor die and increase a space between the semiconductor die. An encapsulant is deposited over the semiconductor die and into the space between the semiconductor die. A channel is formed through the encapsulant between the semiconductor die to separate the semiconductor die.Type: GrantFiled: October 2, 2018Date of Patent: January 14, 2020Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventor: Gordon M. Grivna
-
Patent number: 10535679Abstract: A semiconductor device includes lower gate electrodes placed on a substrate and spaced apart from one another; upper gate electrodes placed over the lower gate electrodes and spaced apart from one another; an R-type pad extending from one end of at least one electrode among the lower gate electrodes or the upper gate electrodes and having a greater thickness than the lower gate electrode or upper gate electrode connected to the R-type pad; and a P-type pad extending from one end of at least one electrode to which the R-type pad is not connected among the lower gate electrodes or the upper gate electrodes and having a different thickness than the R-type pad, wherein the P-type pad includes a first pad connected to an uppermost lower gate electrode among the lower gate electrodes.Type: GrantFiled: September 20, 2018Date of Patent: January 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok Cheon Baek, Boh Chang Kim, Chung Ki Min, Ji Hoon Park, Byung Kwan You
-
Patent number: 10529552Abstract: In a method of manufacturing a semiconductor device, an underlying structure is formed. A surface grafting layer is formed on the underlying structure. A photo resist layer is formed on the surface grafting layer. The surface grafting layer includes a coating material including a backbone polymer, a surface grafting unit coupled to the backbone polymer and an adhesion unit coupled to the backbone polymer.Type: GrantFiled: February 26, 2018Date of Patent: January 7, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yu-Ling Chang Chien, Chien-Chih Chen, Chin-Hsiang Lin, Ching-Yu Chang, Yahru Cheng
-
Patent number: 10527556Abstract: An optical measuring method includes generating a Bessel beam, filtering the Bessel beam to generate a focused Bessel beam, vertically irradiating the focused Bessel beam onto a substrate in which an opening is formed, and detecting light reflected from the substrate to obtain an image of a bottom surface of the opening.Type: GrantFiled: October 27, 2017Date of Patent: January 7, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Min-Ho Rim, Jung-Soo Kim, Young-Hoon Sohn, Yu-Sin Yang, Chung-Sam Jun, Yun-Jung Jee
-
Patent number: 10529812Abstract: An integrated circuit (IC) includes a first field-plated field effect transistor (FET), and a second field-plated FET, and functional circuitry configured together with the field-plated FETs for realizing at least one circuit function in a semiconductor surface layer on a substrate. The field-plated FETs include a gate structure including a gate electrode partially over a LOCOS field relief oxide and partially over a gate dielectric layer. The LOCOS field relief oxide thickness for the first field-plated FET is thicker than the LOCOS field relief oxide thickness for the second field-plated FET. There are sources and drains on respective sides of the gate structures in the semiconductor surface layer.Type: GrantFiled: October 10, 2018Date of Patent: January 7, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Henry Litzmann Edwards
-
Patent number: 10529859Abstract: A semiconductor device includes a lower interlayer insulating film including a first trench and a second trench adjacent each other; a first gate structure within the first trench and extending in a first direction; a second gate structure within the second trench and extending in the first direction; a source/drain adjacent the first gate structure and the second gate structure; an upper interlayer insulating film on the lower interlayer insulating film; and a contact connected to the source/drain, the contact in the upper interlayer insulating film and the lower interlayer insulating film, wherein the contact includes a first side wall and a second side wall, the first side wall of the contact and the second side wall of the contact are asymmetric with each other, and the contact does not vertically overlap the first gate structure and the second gate structure.Type: GrantFiled: May 24, 2018Date of Patent: January 7, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Byung Chan Ryu, Jong Ho You, Hyung Jong Lee
-
Patent number: 10515830Abstract: The present invention relates to a first protective film-forming sheet formed by stacking a first pressure-sensitive adhesive layer on a first base material and stacking a curable resin layer on the first pressure-sensitive adhesive layer, in which the curable resin layer is a layer to form a first protective film on a bump-provided surface of a semiconductor wafer by being attached to the surface and cured, a sum of a thickness of the curable resin layer and a thickness of a first pressure-sensitive adhesive layer is 110 ?m or more, and the thickness of the curable resin layer is 20 ?m to 100 ?m.Type: GrantFiled: November 2, 2016Date of Patent: December 24, 2019Assignee: LINTEC CORPORATIONInventors: Masanori Yamagishi, Akinori Sato
-
Patent number: 10515837Abstract: Methods, assemblies, and equipment are described for bonding one or more die that may be of dissimilar thickness to a wafer. The die may be fabricated and singulated with a planarized oxide layer protecting from wafer dicing and handling debris one or more metallized post structures connecting to an integrated circuit. Face sides of the die are bonded to a first handle wafer, such that the respective post structures are aligned in a common plane. The substrate material back sides of the bonded die are then thinned to a uniform thickness and bonded to a second handle wafer. The assembly may then be flipped, and the first handle wafer and protective layer including potential dicing and handling debris removed. The post structures are revealed, resulting in a composite wafer assembly including the second handle and one or more uniformly thinned die mounted thereto.Type: GrantFiled: April 4, 2018Date of Patent: December 24, 2019Assignee: Raytheon CompanyInventors: Sean P. Kilcoyne, Eric R. Miller
-
Patent number: 10515990Abstract: Semiconductor devices and methods of forming semiconductor devices are disclosed. In some embodiments, a first trench and a second trench are formed in a substrate, and dopants of a first conductivity type are implanted along sidewalls and a bottom of the first trench and the second trench. The first and second trenches are filled with an insulating material, and a gate dielectric and a gate electrode over the substrate, the gate dielectric and the gate electrode extending over the first trench and the second trench. Source/drain regions are formed in the substrate on opposing sides of the gate dielectric and the gate electrode.Type: GrantFiled: December 17, 2018Date of Patent: December 24, 2019Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Feng-Chi Hung, Jhy-Jyi Sze, Shou-Gwo Wuu
-
Patent number: 10510912Abstract: A system and method for blocking heat from reaching an image sensor in a three dimensional stack with a semiconductor device. In an embodiment a heat sink is formed in a back end of line process either on the semiconductor device or else on the image sensor itself when the image sensor is in a backside illuminated configuration. The heat sink may be a grid in either a single layer or in two layers, a zig-zag pattern, or in an interleaved fingers configuration.Type: GrantFiled: December 17, 2018Date of Patent: December 17, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kuo-Chin Huang, Tzu-Jui Wang, Szu-Ying Chen, Dun-Nian Yaung, Jen-Cheng Liu, Bruce C. S. Chou, Jung-Kuo Tu, Cheng-Chieh Hsieh
-
Patent number: 10510730Abstract: A device comprises a first chip comprising a first connection pad embedded in a first dielectric layer and a first bonding pad embedded in the first dielectric layer, wherein the first bonding pad comprises a first portion and a second portion, the second portion being in contact with the first connection pad and a second chip comprising a second bonding pad embedded in a second dielectric layer of the second chip, wherein the first chip and the second chip are face-to-face bonded together through the first bonding pad the second bonding pad.Type: GrantFiled: December 17, 2018Date of Patent: December 17, 2019Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Szu-Ying Chen, Meng-Hsun Wan, Dun-Nian Yaung
-
Patent number: 10510672Abstract: A semiconductor package and a method manufacturing the same are disclosed. At least one semiconductor chip is mounted on a package substrate. An insulative mold layer is formed at sides of the semiconductor chip having at least one recess in a region in which conductive connection members are formed, the recess defining one or more protrusions within the mold layer. An interposer is positioned on the protrusions with the conductive connection members connecting and providing electrical connections between conductive pads on the upper surface of the package and conductive pads on the lower surface of the package substrate. The protrusions may position the interposer in the vertical direction by defining the vertical spacing between the lower surface of the interposer and the upper surface of the package substrate. The protrusions may also position the interposer in one or more horizontal directions and/or prevent substantial movement during connecting of the interposer to the package substrate.Type: GrantFiled: April 18, 2018Date of Patent: December 17, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sang-Uk Kim, Sunchul Kim, Jinkyeong Seol, Byoung Wook Jang
-
Patent number: 10504969Abstract: An organic light emitting diode pixel arrangement structure and a display panel are provided. The organic light emitting diode pixel arrangement structure includes a central area and an edge area located around the central area. In the central area, four sub-pixels are arranged around a corresponding sub-pixel and have at least three different colors. A color of the corresponding sub-pixel is same as a color of one of the four sub-pixels arranged around the corresponding sub-pixel, so as to achieve high resolution display of the display panel.Type: GrantFiled: April 27, 2018Date of Patent: December 10, 2019Assignee: Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd.Inventor: Nian Tian
-
Patent number: 10497814Abstract: Semiconductor devices including a subfin including a first III-V semiconductor alloy and a channel including a second III-V semiconductor alloy are described. In some embodiments the semiconductor devices include a substrate including a trench defined by at least two trench sidewalls, wherein the first III-V semiconductor alloy is deposited on the substrate within the trench and the second III-V semiconductor alloy is epitaxially grown on the first III-V semiconductor alloy. In some embodiments, a conduction band offset between the first III-V semiconductor alloy and the second III-V semiconductor alloy is greater than or equal to about 0.3 electron volts. Methods of making such semiconductor devices and computing devices including such semiconductor devices are also described.Type: GrantFiled: December 23, 2014Date of Patent: December 3, 2019Assignee: INTEL CORPORATIONInventors: Harold W. Kennel, Matthew V. Metz, Willy Rachmady, Gilbert Dewey, Chandra S. Mohapatra, Anand S. Murthy, Jack T. Kavalieros, Tahir Ghani