Patents Examined by Steven B Gauthier
-
Patent number: 10685913Abstract: An e-fuse for use in a semiconductor device includes first and second electrodes; a gate metal coupling the first and second electrodes with each other; a first oxide layer formed under the gate metal; and a gate oxide layer formed between a bottom end of the gate metal and a top end of the first oxide layer.Type: GrantFiled: February 14, 2018Date of Patent: June 16, 2020Assignees: SK hynix Inc., INDUSTRY-ACADEMIA COOPERATION GROUP OF SEJONG UNIVERSITYInventors: Deok-kee Kim, Jae Hong Kim, Seo Woo Nam
-
Patent number: 10679989Abstract: An exemplary semiconductor device includes first spacers disposed along sidewalls of a first gate structure and second spacers disposed along sidewalls of a second gate structure. A source/drain region is disposed between the first gate structure and the second gate structure. A first ILD layer is disposed between the first spacers and the second spacers. A portion of the first ILD layer has a first recessed upper surface. A dielectric layer is disposed over the first spacers, the second spacers, and the first recessed upper surface of the first ILD layer. A portion of the dielectric layer has a second recessed upper surface that is disposed over the portion of the first ILD layer having the first recessed upper surface. A second ILD layer is disposed over the dielectric layer. A contact extends through the second ILD layer, the dielectric layer, and the first ILD layer to the source/drain region.Type: GrantFiled: October 22, 2018Date of Patent: June 9, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Han Lin, Che-Cheng Chang, Horng-Huei Tseng
-
Patent number: 10663519Abstract: An example fault detection circuit includes: a positive sequence voltage calculator to calculate a positive sequence voltage value for a three-phase motor; a positive sequence current calculator to calculate a positive sequence current value for the three-phase motor; an interpolator to calculate an expected negative sequence voltage value based on the positive sequence voltage value, the positive sequence current value, and measured characteristics of the three-phase motor; a negative sequence voltage calculator to calculate a measured negative sequence voltage value for the three-phase motor; and a fault detector to detect that a winding fault exists in the three-phase motor when a difference between the expected negative sequence voltage value and the measured negative sequence voltage value satisfies a threshold.Type: GrantFiled: December 3, 2018Date of Patent: May 26, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Stephen John Fedigan
-
Patent number: 10658428Abstract: Phase change memory apparatuses include memory cells including phase change material, bit lines electrically coupled to aligned groups of at least some of the memory cells, and heating elements electrically coupled to the phase change material of the memory cells. The heating elements include vertical portions extending in a bit line direction. Additional phase change memory apparatuses include dummy columns positioned between memory columns and base contact columns. The dummy columns include phase change memory cells and lack heating elements coupled to the phase change memory cells thereof. Additional phase change memory apparatuses include heating elements operably coupled to phase change memory cells. An interfacial area between the heating elements and the phase change memory cells has a length that is independent of a bit line width. Methods relate to forming such phase change memory apparatuses.Type: GrantFiled: November 9, 2018Date of Patent: May 19, 2020Assignee: Micron Technology, Inc.Inventors: Ugo Russo, Andrea Redaelli, Giorgio Servalli
-
Patent number: 10658319Abstract: A semiconductor device includes a semiconductor element, a trace disposed adjacent to a surface of the semiconductor element, a bonding pad disposed adjacent to the surface of the semiconductor element and connected to the trace, and a pillar disposed on the bonding pad. The pillar includes a first end wall, a second end wall opposite the first end wall, a first side wall, and a second side wall opposite the first side wall. The first side wall and the second side wall connect the first end wall to the second end wall. One or both of the first side wall and the second side wall incline inwardly from the first end wall to the second end wall. The pillar is disposed on the bonding pad such that the first end wall is closer to the trace than is the second end wall.Type: GrantFiled: January 14, 2019Date of Patent: May 19, 2020Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chih-Pin Hung, Dao-Long Chen, Ying-Ta Chiu, Ping-Feng Yang
-
Patent number: 10649503Abstract: A device that includes a die, a thermal interface material (TIM) coupled to the die, and an electromagnetic (EMI) shield coupled to the thermal interface material (TIM). The electromagnetic (EMI) shield is configured to compress the thermal interface material (TIM). The electromagnetic (EMI) shield comprises a flexible portion. In some implementations, the thermal interface material (TIM) is compressed by the electromagnetic (EMI) shield such that the thickness of the thermal interface material (TIM) is reduced by about at least 10˜20 percent.Type: GrantFiled: June 29, 2017Date of Patent: May 12, 2020Assignee: QUALCOMM IncorporatedInventors: Vivek Sahu, Mehdi Saeidi
-
Patent number: 10651289Abstract: A semiconductor device includes a first field effect transistor (FET) including a first gate dielectric layer and a first gate electrode. The first gate electrode includes a first lower metal layer and a first upper metal layer. The first lower metal layer includes a first underlying metal layer in contact with the first gate dielectric layer and a first bulk metal layer. A bottom of the first upper metal layer is in contact with an upper surface of the first underlying metal layer and an upper surface of the first bulk metal layer.Type: GrantFiled: November 19, 2018Date of Patent: May 12, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yao-De Chiou, Janet Chen, Jeng-Ya Yeh
-
Patent number: 10643929Abstract: A coupling device provides galvanic isolation using a leadframe that is configured to support two integrated circuit chips in a coplanar manner. Each chip contains an inductive coupling coil. The lead frame includes a set of bond pads for attaching bond wires to couple to the two integrated circuit chips. Two separated die attach pads support the two chips. Each die attach pad is configured to support one of the two integrated circuit chips with a plurality of cantilevered fingers.Type: GrantFiled: May 12, 2014Date of Patent: May 5, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Benjamin Michael Sutton, Sreenivasan K Koduri, Subhashish Mukherjee
-
Patent number: 10644209Abstract: The present application discloses a light-emitting device comprising a light-emitting unit and a flexible carrier supporting the light-emitting unit. The light-emitting unit comprises a LED chip, a first reflective layer on the LED chip and an optical diffusion layer formed between the first reflective layer and the LED chip.Type: GrantFiled: January 4, 2019Date of Patent: May 5, 2020Assignee: EPISTAR CORPORATIONInventors: Min-Hsun Hsieh, Jai-Tai Kuo, Wei-Kang Cheng
-
Patent number: 10636880Abstract: A method for fabricating an electrically isolated diamond nanowire includes forming a diamond nanowire on a diamond substrate, depositing a dielectric or a polymer on the diamond nanowire and on the diamond substrate, planarizing the dielectric or the polymer, etching a portion of the planarized dielectric or polymer to expose a first portion of the diamond nanowire, depositing a metal layer to conformably cover the first portion of the diamond nanowire, and implanting ions into a second portion of the diamond nanowire between the first portion of the diamond nanowire and the diamond substrate or at an intersection of the diamond nanowire and the diamond substrate, wherein the ions are implanted at an oblique angle from a first side of the diamond nanowire.Type: GrantFiled: November 21, 2018Date of Patent: April 28, 2020Assignee: HRL Laboratories, LLCInventors: Biqin Huang, Xiwei Bai
-
Patent number: 10636930Abstract: A single photon avalanche diode (SPAD) image sensor is disclosed. The SPAD image sensor includes: a substrate having a front surface and a back surface; wherein the substrate includes a sensing region, and the sensing region includes: a common node heavily doped with dopants of a first conductivity type, the common node being within the substrate and abutting the back surface of the substrate; a sensing node heavily doped with dopants of a second conductivity type opposite to the first conductivity type, the sensing node being within the substrate and abutting the front surface of the substrate; and a first layer doped with dopants of the first conductivity type between the common node and the sensing node.Type: GrantFiled: February 14, 2018Date of Patent: April 28, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Yuichiro Yamashita
-
Patent number: 10629568Abstract: A method includes bonding a first wafer to a second wafer, with a first plurality of dielectric layers in the first wafer and a second plurality of dielectric layers in the second wafer bonded between a first substrate of the first wafer and a second substrate in the second wafer. A first opening is formed in the first substrate, and the first plurality of dielectric layers and the second wafer are etched through the first opening to form a second opening. A metal pad in the second plurality of dielectric layers is exposed to the second opening. A conductive plug is formed extending into the first and the second openings.Type: GrantFiled: April 22, 2019Date of Patent: April 21, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Ying Ho, Jeng-Shyan Lin, Wen-I Hsu, Feng-Chi Hung, Dun-Nian Yaung, Ying-Ling Tsai
-
Patent number: 10622471Abstract: Present disclosure provides a method for manufacturing a semiconductor device, including providing a substrate, forming a first III-V compound layer over the substrate, forming a first passivation layer over the first III-V compound layer, forming a first opening from a top surface of the first passivation layer to the first III-V compound layer, each opening having a stair-shaped sidewall at the first passivation layer, depositing a metal layer over the first passivation layer and in the first opening, the metal layer having a second opening above the corresponding first opening, and removing a portion of the metal layer to form a source electrode and a drain electrode.Type: GrantFiled: November 26, 2018Date of Patent: April 14, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Sheng-De Liu, Chung-Yen Chou, Shih-Chang Liu
-
Patent number: 10622490Abstract: Provided is a reconfigurable logic device using an electrochemical potential. The device includes first and second semiconductor channels, where an effective magnetic field direction of a channel is controlled by a current direction and which are spaced apart from each other, a first ferromagnetic gate contacting the first semiconductor channel and a second ferromagnetic gate contacting the second semiconductor channel, where a magnetization direction is controlled by a gate voltage, and a control unit configured to calculate a difference value corresponding to a difference between a first determination value and a second determination value, and compare the difference value with a reference value to determine an output value.Type: GrantFiled: March 14, 2018Date of Patent: April 14, 2020Assignee: Korea Institute of Science and TechnologyInventors: Hyun Cheol Koo, Hyung Jun Kim, Cha Un Jang, Joon Yeon Chang, Suk Hee Han, Joo Hyeon Lee
-
Patent number: 10615106Abstract: The present disclosure relates to a chip package structure and a method for forming a chip package. A package unit is formed from the chip and an encapsulant surrounding the chip to have an increased area. A redistribution layer is formed on the package unit to draw out to and redistribute input/output terminals on a surface of the chip. The redistribution layer is then electrically coupled to a leadframe or a printed circuit board by external and electrical connectors. The method and the package structure are suitable for providing a chip package having input/output terminals with high density, reducing package cost, and improving package reliability.Type: GrantFiled: May 27, 2016Date of Patent: April 7, 2020Assignee: SILERGY SEMICONDUCTOR TECHNOLOGY (HANGZHOU) LTD.Inventor: Jiaming Ye
-
Patent number: 10615567Abstract: A package structure of a directly modulated laser in a photonics module includes a thermoelectric cooler including multiple conductor traces formed in a cool surface. The package structure further includes a directly modulated laser (DML) chip having a first electrode being attached with the cool surface and a second electrode at a distance away from the cool surface. Additionally, the package structure includes an interposer having a plurality of through-holes formed between a first surface to a second surface. The first surface is mounted to the cool surface such that each through-hole is aligned with one of the multiple conductor traces and the second surface being leveled with the second electrode. Moreover, the package structure includes a driver disposed on the second surface of the interposer with at least a galvanically coupled output port coupled directly to the second electrode of the DML chip.Type: GrantFiled: February 14, 2018Date of Patent: April 7, 2020Assignee: INPHI CORPORATIONInventors: Frank Gelhausen, Ahmed Sanaa Ahmed Awny, Edward Pillai, Ulrich Schacht, Oliver Piepenstock
-
Patent number: 10608147Abstract: A package includes a resin molded body having a side wall provided between a first side and a second side to surround a recess portion which has a bottom portion on the second side. The bottom portion of the recess portion includes an element mount region provided in a vicinity of the side wall and a wire connection region separated from the element mount region. The element mount region has a polygonal outer peripheral shape having corners and diagonals connecting two of the corners when viewed in the height direction. An area of the wire connection region is smaller than an area of the element mount region when viewed in the height direction. The wire connection region is provided on an extension of one of the diagonals passing through one of the corners of the element mount region to face toward the adjacent to one of the corners.Type: GrantFiled: November 6, 2018Date of Patent: March 31, 2020Assignee: NICHIA CORPORATIONInventor: Ryoji Naka
-
Patent number: 10608157Abstract: A technique relates to a superconducting chip. Resonant units have resonant frequencies, and the resonant units are configured as superconducting resonators. Josephson junctions are in the resonant units, and one or more of the Josephson junctions have a shorted tunnel barrier.Type: GrantFiled: May 18, 2017Date of Patent: March 31, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Markus Brink, Jared B. Hertzberg, Sami Rosenblatt
-
Patent number: 10600741Abstract: Methods of manufacturing semiconductor packages with metal-plated shields include roughening surfaces of a molding compound by an abrasion process such that the surfaces have an unnatural surface roughness that is rougher than a natural surface roughness. In one embodiment, the method includes obtaining a molded array including a plurality of dies coupled to a substrate and a molding compound encapsulating the plurality of dies, coating all exposed surfaces of the molding compound with an adhesion promoter material, heating the molded array with an adhesion promoter material such that the adhesion promoter material reacts with a portion of the molding compound, resulting in a baked film, and etching away the baked film, resulting in the molding compound having the roughened surfaces. Preferably, the method also includes depositing a catalyst material on the roughened surfaces before a metal layer is coated on the roughened surfaces to speed up the time for the metal layer to adhere to the roughened surfaces.Type: GrantFiled: December 5, 2017Date of Patent: March 24, 2020Assignee: Utac Headquarters PTE. LTD.Inventors: Suebphong Yenrudee, Chanapat Kongpoung, Sant Hongsongkiat, Siriwanna Ounkaew, Chatchawan Injan, Saravuth Sirinorakul
-
Patent number: 10593879Abstract: In a weak link of two s-wave superconductors (SCs) coupled via a time-reversal-invariant (TRI) topological superconducting (TSC) island, a Josephson current can flow due to Cooper pairs tunneling in and out of spatially separated Majorana Kramers pairs (MKPs), which are doublets of Majorana bound states (MBSs). The sign of the resulting Josephson current is fixed by the joint parity of the four Majorana bound states that make up the MKPs on the TSC island. This parity-controlled Josephson effect can be used as a read-out mechanism for the joint parity in Majorana-based quantum computing. For a TSC island with four terminals, the SC leads can address a Majorana superconducting qubit (MSQ) formed by the charge ground states of the TSC island's terminals. Cooper pair splitting enables single-qubit operations, qubit read-out, as well as two-qubit entangling gates. Hence, TSC islands between SC leads may provide an alternative approach to superconducting quantum computation.Type: GrantFiled: January 10, 2019Date of Patent: March 17, 2020Assignee: Massachusetts Institute of TechnologyInventors: Constantin Schrade, Liang Fu