Patents Examined by Steven Rao
-
Patent number: 8183119Abstract: A resist pattern (5) is formed in a dimension of a limitation of an exposure resolution over a hard mask material film (4) over a work film (3). The material film (4) is processed using the resist pattern (5) as a mask. A hard mask pattern (6) is thereby formed. Thereby a resist pattern (7), over a non-selected region (6b), having an opening (7a) through which a selection region (6a) in the mask pattern is exposed is formed. Only the mask pattern (6a) exposed through the opening (7a) is slimmed by performing a selection etching, the work film (3) is etched by using the mask pattern (6). A work film pattern (8) is thereby formed, which include a wide pattern section (8a) of a dimension width of the limitation of the exposure resolution and a slimmed pattern section (8a) of a dimension that is not more than the limitation of the exposure resolution.Type: GrantFiled: March 15, 2010Date of Patent: May 22, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Koji Hashimoto, Soichi Inoue, Kazuhiro Takahata, Kei Yoshikawa
-
Patent number: 8178917Abstract: A non-volatile semiconductor storage device includes a first layer and a second layer. The first layer includes: a plurality of first conductive layers extending in parallel to a substrate and laminated in a direction perpendicular to the substrate; a first insulation layer formed on an upper layer of the plurality of first conductive layers; a first semiconductor layer formed to penetrate the plurality of first conductive layers; and a charge accumulation layer formed between the first conductive layers and the first semiconductor layer. Respective ends of the first conductive layers are formed in a stepwise manner in relation to each other in a first direction.Type: GrantFiled: March 20, 2009Date of Patent: May 15, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroyasu Tanaka, Ryota Katsumata, Masaru Kito, Yoshiaki Fukuzumi, Masaru Kidoh, Yosuke Komori, Hideaki Aochi, Megumi Ishiduki, Yasuyuki Matsuoka
-
Patent number: 8164187Abstract: A flip chip device made using LCD-COG (liquid crystal display-chip on glass) technique. The flip chip device comprises a substrate, at least one chip having active area with a plurality of compliant bumps thereon. The compliant bumps are centrally disposed in the center of the chip for electrically connecting the chip and the substrate. An adhesive is daubed on a joint area of the substrate and the chips for jointing the substrate and the chips. By limiting the position of the compliant bumps so that they are centrally disposed on the chips, the thermal warpage of the substrate is reduced.Type: GrantFiled: April 24, 2009Date of Patent: April 24, 2012Assignees: Taiwan TFT LCD Association, Chunghwa Picture Tubes, Ltd., Au Optronics Corp., Hannstar Display Corp., Chi Mei Optoelectronics Corp., Industrial Technology Research Institute, Toppoly Optoelectronics Corp., Quanta Display Inc.Inventors: Wen-Chih Chen, Sheng-Shu Yang
-
Patent number: 8163611Abstract: A resist pattern (5) is formed in a dimension of a limitation of an exposure resolution over a hard mask material film (4) over a work film (3). The material film (4) is processed using the resist pattern (5) as a mask. A hard mask pattern (6) is thereby formed. Thereby a resist pattern (7), over a non-selected region (6b), having an opening (7a) through which a selection region (6a) in the mask pattern is exposed is formed. Only the mask pattern (6a) exposed through the opening (7a) is slimmed by performing a selection etching, the work film (3) is etched by using the mask pattern (6). A work film pattern (8) is thereby formed, which include a wide pattern section (8a) of a dimension width of the limitation of the exposure resolution and a slimmed pattern section (8a) of a dimension that is not more than the limitation of the exposure resolution.Type: GrantFiled: December 22, 2006Date of Patent: April 24, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Koji Hashimoto, Soichi Inoue, Kazuhiro Takahata, Kei Yoshikawa
-
Semiconductor device having a pixel matrix circuit that includes a pixel TFT and a storage capacitor
Patent number: 8158980Abstract: In a CMOS circuit formed on a substrate 100, a subordinate gate wiring line (a first wiring line) 102a and main gate wiring line (a second wiring line) 113a are provided in an n-channel TFT. The LDD regions 107a and 107b overlap the first wiring line 102a and not overlap the second wiring line 113a. Thus, applying a gate voltage to the first wiring line forms the GOLD structure, while not applying forms the LLD structure. In this way, the GOLD structure and the LLD structure can be used appropriately in accordance with the respective specifications required for the circuits.Type: GrantFiled: July 30, 2007Date of Patent: April 17, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Yu Yamazaki, Jun Koyama, Takayuki Ikeda, Hiroshi Shibata, Hidehito Kitakado, Takeshi Fukunaga -
Patent number: 8158527Abstract: A resist pattern (5) is formed in a dimension of a limitation of an exposure resolution over a hard mask material film (4) over a work film (3). The material film (4) is processed using the resist pattern (5) as a mask. A hard mask pattern (6) is thereby formed. Thereby a resist pattern (7), over a non-selected region (6b), having an opening (7a) through which a selection region (6a) in the mask pattern is exposed is formed. Only the mask pattern (6a) exposed through the opening (7a) is slimmed by performing a selection etching, the work film (3) is etched by using the mask pattern (6). A work film pattern (8) is thereby formed, which include a wide pattern section (8a) of a dimension width of the limitation of the exposure resolution and a slimmed pattern section (8a) of a dimension that is not more than the limitation of the exposure resolution.Type: GrantFiled: March 15, 2010Date of Patent: April 17, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Koji Hashimoto, Soichi Inoue, Kazuhiro Takahata, Kei Yoshikawa
-
Patent number: 8154026Abstract: In a SiC bipolar semiconductor device with a mesa structure having a SiC drift layer of a first conductive type and a SiC carrier injection layer of a second conductive type that are SiC epitaxial layers grown from a surface of a SiC single crystal substrate, the formation of stacking faults and the expansion of the area thereof are prevented and thereby the increase in forward voltage is prevented. Further, a characteristic of withstand voltage in a reverse biasing is improved. An forward-operation degradation preventing layer is formed on a mesa wall or on a mesa wall and a mesa periphery to separate spatially the surface of the mesa wall from a pn-junction interface. In one embodiment, the forward-operation degradation preventing layer is composed of a silicon carbide low resistance layer of a second conductive type that is equipotential during the application of a reverse voltage.Type: GrantFiled: December 13, 2006Date of Patent: April 10, 2012Assignee: Central Research Institute of Electric Power IndustryInventors: Ryosuke Ishii, Koji Nakayama, Yoshitaka Sugawara, Toshiyuki Miyanagi, Hidekazu Tsuchida, Isaho Kamata, Tomonori Nakamura
-
Patent number: 8153501Abstract: A semiconductor device, comprising a silicon layer, an n-type field-effect transistor (NFET) disposed in and on a silicon layer, and a p-type field-effect transistor (PFET) disposed in and on the silicon layer, wherein the PFET includes a boron-doped silicon-germanium layer disposed on the silicon layer. Also, a method for manufacturing a semiconductor device, comprising forming a first conductive layer over a p-well of a silicon layer, forming a second conductive layer over an n-well of the silicon layer, implanting fluorine ions into both the p-well and the n-well, exposing both the p-well and the n-well to ammonium hydroxide and peroxide, and epitaxially growing a boron-doped silicon-germanium layer on the silicon layer.Type: GrantFiled: March 3, 2009Date of Patent: April 10, 2012Assignee: Toshiba America Electronic Components, Inc.Inventor: Gaku Sudo
-
Patent number: 8129774Abstract: In an EEPROM consisting of a NAND cell in which a plurality of memory cells are connected in series, the control gate voltage Vread of the memory cell in a block selected by the data read operation is made different from the each of the voltages Vsg1, Vsg2 of the select gate of the select transistor in the selected block so as to make it possible to achieve a high speed reading without bringing about the breakdown of the insulating film interposed between the select gate and the channel of the select transistor. The high speed reading can also be made possible in the DINOR cell, the AND cell, NOR cell and the NAND cell having a single memory cell connected thereto, if the control gate voltage of the memory cell is made different from the voltage of the select gate of the select transistor.Type: GrantFiled: July 9, 2010Date of Patent: March 6, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Nakamura, Kenichi Imamiya
-
Patent number: 8129837Abstract: A flip chip interconnect pad layout has the die signal pads are arranged on the die surface near the perimeter of the die, and the die power and ground pads arranged on the die surface inboard from the signal pads; and has the signal pads on the corresponding package substrate arranged in a manner complementary to the die pad layout and the signal lines routed from the signal pads beneath the die edge away from the die footprint, and has the power and ground lines routed to vias beneath the die footprint. Also, a flip chip semiconductor package in which the flip chip interconnect pad layouts have the die signal pads situated in the marginal part of the die and the die power and ground pads arranged on the die surface inboard from the signal pads, and the corresponding package substrates have signal pads arranged in a manner complementary to the die pad layout and signal lines routed from the signal pads beneath the die edge away from the die footprint.Type: GrantFiled: April 29, 2009Date of Patent: March 6, 2012Assignee: STATS ChipPac, Ltd.Inventor: Rajendra D. Pendse
-
Patent number: 8076670Abstract: An LED is disclosed that includes a conductive submount, a bond pad having a total volume less than 3×10?5 mm3 conductively joined to the submount, a first ohmic contact on the bond pad opposite from the submount, an epitaxial region comprising at least a p-type layer and an n-type layer on the first ohmic contact, and an electrode to the epitaxial region opposite from the first ohmic contact.Type: GrantFiled: November 9, 2009Date of Patent: December 13, 2011Assignee: Cree, Inc.Inventors: David Beardsley Slater, Jr., John Adam Edmond
-
Patent number: 8067808Abstract: A memory cell includes a FinFET select device and a memory element. In some embodiments a memory cell has a contact element coupled between a surface of the fin and the memory element.Type: GrantFiled: May 21, 2010Date of Patent: November 29, 2011Assignee: Infineon Technologies AGInventors: Ronald Kakoschke, Klaus Schruefer
-
Patent number: 8053366Abstract: Provided is an aluminum (Al) doped charge trap layer, a non-volatile memory device and methods of fabricating the same. The charge trap layer may include a plurality of silicon nano dots that trap charges and a silicon oxide layer that covers the silicon nano dots, wherein the charge trap layer is doped with aluminum (Al). The non-volatile memory device may include a substrate including a source and a drain on separate regions of the substrate, a tunneling film on the substrate contacting the source and the drain, the charge trap layer according to example embodiments, a blocking film on the charge trap layer, and a gate electrode on the blocking film.Type: GrantFiled: September 17, 2010Date of Patent: November 8, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-ha Lee, Hlon-suck Baik, Kwang-soo Seol, Sang-jin Park, Jong-bong Park, Min-ho Yang
-
Patent number: 8049272Abstract: A MESFET includes a silicon carbide layer, spaced apart source and drain regions in the silicon carbide layer, a channel region positioned within the silicon carbide layer between the source and drain regions and doped with implanted dopants, and a gate contact on the silicon carbide layer. Methods of forming a MESFET include providing a layer of silicon carbide, forming spaced apart source and drain regions in the silicon carbide layer, implanting impurity atoms to form a channel region between the source and drain regions, annealing the implanted impurity atoms, and forming a gate contact on the silicon carbide layer.Type: GrantFiled: April 16, 2007Date of Patent: November 1, 2011Assignee: Cree, Inc.Inventors: Jason P. Henning, Allan Ward, Alexander Suvorov
-
Patent number: 8050011Abstract: A process for connecting two bodies forming parts of an electromechanical, fluid and optical microsystem, wherein a welding region is formed on a first body; an electrically conductive region and a spacing region are formed on a second body; the spacing region extends near the electrically conductive region and has a height smaller than the electrically conductive region. One of the first and second bodies is turned upside down on the other, and the two bodies are welded together by causing the electrically conductive region to melt so that it adheres to the welding region and collapses until its height becomes equal to that of the spacing region. Thereby it is possible to seal active parts or micromechanical structures with respect to the outside world, self-align the two bodies during bonding, obtain an electrical connection between the two bodies, and optically align two optical structures formed on the two bodies.Type: GrantFiled: April 2, 2009Date of Patent: November 1, 2011Assignee: STMicroelectronics S.r.l.Inventor: Ubaldo Mastromatteo
-
Patent number: 8050066Abstract: The present invention aims to enhance the reliability of a semiconductor device having first through fourth capacitive elements. The first through fourth capacitive elements are disposed over a semiconductor substrate. A series circuit of the first and second capacitive elements and a series circuit of the third and fourth capacitive elements are coupled in parallel between first and second potentials. Lower electrodes of the first and third capacitive elements are respectively formed by a common conductor pattern and coupled to the first potential. Lower electrodes of the second and fourth capacitive elements are respectively formed by a conductor pattern of the same layer as the above conductor pattern and coupled to the second potential. Upper electrodes of the first and second capacitive elements are respectively formed by a common conductor pattern and brought to a floating potential.Type: GrantFiled: April 11, 2008Date of Patent: November 1, 2011Assignee: Renesas Electronics CorporationInventors: Keiichi Haraguchi, Toshikazu Matsui, Satoshi Kamei, Hisanori Ito
-
Patent number: 8039892Abstract: A semiconductor device is disclosed. In one embodiment, the semiconductor device includes a channel formation region formed on a side wall, having a mixture of a first semiconductor material with a first lattice constant, a second semiconductor material and carbon, the second semiconductor material having a second lattice constant differing from the first lattice constant.Type: GrantFiled: April 26, 2007Date of Patent: October 18, 2011Assignee: Infineon Technologies AGInventor: Christian Foerster
-
Patent number: 8039904Abstract: A memory cell includes a FinFET select device and a memory element. In some embodiments a memory cell has a contact element coupled between a surface of the fin and the memory element.Type: GrantFiled: May 21, 2010Date of Patent: October 18, 2011Assignee: Infineon Technologies AGInventors: Ronald Kakoschke, Klaus Schruefer
-
Patent number: 7999267Abstract: A display device includes a substrate having a display region and a driver region; a gate line and a data line crossing each other to define a pixel region in the display region, the pixel region having a pixel electrode; an insulation layer between the gate line and the data line; a first thin film transistor in the display region; and a second thin film transistor having a first polarity and a third thin film transistor having a second polarity in the driver region, wherein the pixel electrode, the gate line and the gate electrodes of the first to third thin film transistors have a double-layer structure in which a metal layer is formed on a transparent conductive layer, and the transparent conductive layer of the pixel electrode is exposed through a transmission hole passing through the insulation layer and the metal layer in the pixel region.Type: GrantFiled: November 3, 2009Date of Patent: August 16, 2011Assignee: LG Display Co., Ltd.Inventor: Yong In Park
-
Patent number: 7994523Abstract: Disclosed is an AC light emitting diode having an improved transparent electrode structure. The light emitting diode comprises a plurality of light emitting cells formed on a single substrate, each of the light emitting cells having a first conductive type semiconductor layer, a second conductive type semiconductor layer positioned on one region of the first conductive type semiconductor layer, and an active layer interposed between the first and second conductive type semiconductor layers. A transparent electrode structure is positioned on each of the light emitting cells. The transparent electrode structure includes at least two portions separated from each other, or a center portion and branches laterally extending from both sides of the center portion. Meanwhile, wires electrically connect adjacent two of the light emitting cells. Accordingly, a plurality of light emitting cells are electrically connected, whereby a light emitting diode can be provided which can be driven under AC power source.Type: GrantFiled: November 28, 2006Date of Patent: August 9, 2011Assignee: Seoul Opto Device Co., Ltd.Inventors: Jae Ho Lee, Yeo Jin Yoon