Patents Examined by T. N. Quach
  • Patent number: 6864542
    Abstract: A method of manufacturing a bipolar transistor in a P-type substrate, including the steps of forming in the substrate a first N-type area; forming by epitaxy a first silicon layer; forming in this first layer, and substantially above the first area a second heavily-doped P-type area separate from the second area; forming at the periphery of this second area a third N-type area; forming by epitaxy a second silicon layer; forming a deep trench crossing the first and second silicon layers, penetrating into the substrate and laterally separating the second area from the third area; and performing an anneal such that the dopant of the third area is in continuity with that of the first area.
    Type: Grant
    Filed: March 4, 2003
    Date of Patent: March 8, 2005
    Assignee: STMicroelectronics S.A.
    Inventors: Yvon Gris, Thierry Schwartzmann
  • Patent number: 6861285
    Abstract: A die with flip chip bumps including at least one layer of filled underfill on the die surface and a layer of unfilled underfill over the filled underfill and the flip chip bumps. An IC assembly including a substrate with bumps and at least one layer of filled underfill on the substrate surface and a layer of unfilled underfill over the filled underfill and the bumps. A die or IC assembly with a plurality of filled underfill layers with differing CTE. Methods of making the dies and IC assemblies.
    Type: Grant
    Filed: April 4, 2003
    Date of Patent: March 1, 2005
    Assignee: Intel Corporation
    Inventor: Rajen C. Dias
  • Patent number: 6861338
    Abstract: A metal element typified by Ni has an adverse effect on device properties of a TFT, and consequently, a step for removing the elements (hereinafter referred to as a gettering step) has been carried out. However, gettering steps as described above have the disadvantage of high cost due to an increase in the number of steps. Accordingly, a manufacturing method of a crystalline semiconductor film, which does not require a gettering step, has been in demand. A TFT of the present invention is characterized by reducing the concentration of the metal element, typically Ni, in the crystalline semiconductor film to less than 4×1016 atoms/cm3, more specifically, 5×1015 atoms/cm3 to 3×1016 atoms/cm3, preferably, 7×1015 atoms/cm3 to 3×1016 atoms/cm3. And the present invention enables crystallization even by the metal element with a low concentration and an omission of a gettering step.
    Type: Grant
    Filed: August 14, 2003
    Date of Patent: March 1, 2005
    Assignee: Semiconductor Energy Laboratory Co., Ltd.
    Inventor: Shinji Maekawa
  • Patent number: 6861356
    Abstract: There is provided a method of forming a barrier metal which is designed to be interposed between a metal layer and an insulating layer, both constituting a multi-layered structure of semiconductor device, the method comprising the steps of positioning a substrate having the insulating layer formed thereon at a predetermined position inside a processing vessel forming a processing space, and alternately introducing a gas containing a refractory metallic atom, a gas containing Si atom and a gas containing N atom into the processing vessel under a predetermined processing pressure, thereby allowing a refractory metal nitride or a refractory metal silicon nitride to be deposited on the insulating layer by way of atomic layer deposition.
    Type: Grant
    Filed: August 22, 2002
    Date of Patent: March 1, 2005
    Assignee: Tokyo Electron Limited
    Inventors: Kimihiro Matsuse, Hayashi Otsuki
  • Patent number: 6861289
    Abstract: Integrated circuit moisture resistant apparatuses (10) are provided for preventing moisture absorption by an integrated circuit (24). The moisture resistant apparatuses include at least one integrated circuit housing (12) that has a plurality of inner walls (18), which form at least one inner cavity (28). A desiccant body (30) is coupled to at least a portion of the plurality of inner walls (18) and absorbs moisture within the inner cavity (28). A method for performing the same is provided. Also, a manufacturing method of preventing moisture absorption by the integrated circuit (24) is provided.
    Type: Grant
    Filed: July 25, 2002
    Date of Patent: March 1, 2005
    Assignee: Delphi Technologies, Inc.
    Inventors: James C Baar, Michael W Blazier
  • Patent number: 6858527
    Abstract: Methods and solutions for forming self assembled organic monolayers that are covalently bound to metal interfaces are presented along with a device containing a self assembled organic monolayer. Embodiments of the present invention utilize self assembled thiolate monolayers to prevent the electromigration and surface diffusion of copper atoms while minimizing the resistance of the interconnect lines. Self assembled thiolate monolayers are used to cap the copper interconnect lines and chemically hold the copper atoms at the top of the lines in place, thus preventing surface diffusion. The use of self assembled thiolate monolayers minimizes the resistance of copper interconnect lines because only a single monolayer of approximately 10 ? and 20 ? in thickness is used.
    Type: Grant
    Filed: April 14, 2003
    Date of Patent: February 22, 2005
    Assignee: Intel Corporation
    Inventor: David H. Gracias
  • Patent number: 6855951
    Abstract: An electronic device containing a polythiophene wherein R is an alkyl alkoxy; x represents the number of R groups; R? is CF3, alkoxy, alkyl, or optionally alkylene; y and z represent the number of segments; and a and b represent the mole fractions of each moiety, respectively, wherein the sum of a+b is equal to about 1.
    Type: Grant
    Filed: March 19, 2003
    Date of Patent: February 15, 2005
    Assignee: Xerox Corporation
    Inventors: Beng S. Ong, Lu Jiang, Yiliang Wu, Ping Liu
  • Patent number: 6849885
    Abstract: An amount of a semiconductor substrate cut due to etching in the bottom of a contact hole formed by the SAC technique is reduced. Silicon oxide films are dry etched under the conditions of increasing the etching selective ratio of the silicon oxide films to an insulating film. Then, the conditions are changed to those increasing the etching selective ratio of the insulating film to the silicon oxide films and the insulating film is etched by a predetermined amount.
    Type: Grant
    Filed: July 25, 2003
    Date of Patent: February 1, 2005
    Assignee: Renesas Technology Corp.
    Inventors: Hiroyuki Enomoto, Hiroyuki Maruyama, Makoto Yoshida
  • Patent number: 6841463
    Abstract: An interlevel dielectric structure includes first and second dielectric layers between which are located lines of a conductive material with a dielectric material in spaces between the lines of conductive material, with the lower surface of the dielectric material extending lower than the lower surface of lines of conductive material adjacent thereto, and the upper surface of the dielectric material extending higher than the upper surface of conductive material adjacent thereto, thus reducing fringe and total capacitance between the lines of conductive material. The dielectric material, which has a dielectric constant of less than about 3.6, does not extend directly above the upper surface of the lines of conductive material, allowing formation of subsequent contacts down to the lines of conductive material without exposing the dielectric material to further processing. Various methods for forming the interlevel dielectric structure are disclosed.
    Type: Grant
    Filed: July 28, 2000
    Date of Patent: January 11, 2005
    Assignee: Micron Technology, Inc.
    Inventors: Gurtej Sandhu, Anand Srinivasan, Ravi Iyer
  • Patent number: 6838329
    Abstract: A method and apparatus to form a high-concentration, indium-fluorine retrograde well within a substrate. The indium-fluorine retrograde well includes an indium concentration greater than about 3E18/cm3.
    Type: Grant
    Filed: March 31, 2003
    Date of Patent: January 4, 2005
    Assignee: Intel Corporation
    Inventors: Cory E. Weber, Mark A. Armstrong, Stephen M. Cea, Giuseppe Curello, Sing-Chung Hu, Aaron D. Lilak, Max Wei
  • Patent number: 6838376
    Abstract: A method of forming a barrier metal film formed of a nitride film including tungsten by thermal CVD. The method includes positioning a substrate in a processing vessel and forming a WSi film on one side of the substrate by supplying a process gas including WF6 gas and at least one of SiR4 gas, SiH2Cl2 gas and Si2H6 gas into the processing vessel while a processing pressure in the processing vessel is maintained. The method also includes shutting off the supplying of the process gas into the processing vessel and completely removing the process gas from the processing vessel by supplying a purging gas into the processing vessel after the shutting off the supplying. The WSi film is nitrided by supplying NH3 gas or MMH gas into the processing vessel from which the process gas has been removed, to form a WSixNy film.
    Type: Grant
    Filed: November 5, 1998
    Date of Patent: January 4, 2005
    Assignee: Tokyo Electron Limited
    Inventors: Kimihiro Matsuse, Hayashi Otsuki
  • Patent number: 6838732
    Abstract: To provide a semiconductor device with reduced parasitic capacity in the vicinity of gate electrodes, and a method for manufacturing such a semiconductor device. The semiconductor device comprises a gate electrode formed on a silicon semiconductor substrate 1 through a gate oxide film, and a pair of impurity diffusion layers formed on the surface region of the silicon semiconductor substrate at both sides of the gate electrode. A silicon nitride film acting as a sidewall spacer is formed so as to cover the sidewall of the gate electrode, and the silicon nitride film is allowed to extend to the surface of the silicon semiconductor substrate 1 in the vicinity of the gate electrode in a substantially L-shaped profile.
    Type: Grant
    Filed: October 9, 2001
    Date of Patent: January 4, 2005
    Assignee: Renesas Technology Corp.
    Inventors: Motoshige Igarashi, Hiroyuki Amishiro
  • Patent number: 6838339
    Abstract: An area-efficient stack capacitor for use in an integrated circuit comprises, in one embodiment, a layer of elemental platinum (Pt) as a bottom electrode, a layer of hemispherical grained poly Si on top of the Pt bottom electrode, a second layer of Pt deposited over the layer of hemispherical grained poly Si, a layer of dielectric deposited over the second layer of Pt, and a third layer of Pt deposited over the dielectric layer, where the third layer of Pt acts as upper electrode.
    Type: Grant
    Filed: June 5, 2003
    Date of Patent: January 4, 2005
    Assignee: Infineon Technologies AG
    Inventor: Heon Lee
  • Patent number: 6838721
    Abstract: An integrated circuit (101) includes electrical circuitry (105) formed on a substrate (103). An interconnect layer (109, 117) is formed over the electrical circuitry (105). In one example, a plurality of magneto-resistive random access memory cells (MRAM) (161, 171) is implemented above the interconnect layer. Each of the MRAM cells comprises a magneto-resistive tunnel junction (MTJ) storage element. A transistor (130) is formed-over the interconnect layer (109, 117). In one embodiment, the transistor is implemented as a thin film transistor (TFT). In one embodiment the transistor is a select transistor and may be coupled to one or more of the MTJ storage elements. Access circuitry (203, 205, 207, 209) is formed on the substrate (103) under the plurality of MRAM cells (161, 171).
    Type: Grant
    Filed: April 25, 2003
    Date of Patent: January 4, 2005
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Bradley J. Garni, Perry H. Pelley, III
  • Patent number: 6831348
    Abstract: A method of forming a narrow isolation structure in a semiconducting substrate. The isolation structure is a trench that has a bottom and sidewalls, and that is to be filled with an isolating material. The isolating material has desired electrical properties and desired chemical properties, and is substantially reactively grown from the semiconducting substrate. A precursor material layer is formed on the bottom of the trench and on the sidewalls of the trench. The precursor material layer has electrical properties and chemical properties that are substantially similar to the desired electrical properties and the desired chemical properties of the isolating material. A substantial portion of the precursor material layer is removed from the bottom of the trench to expose the semiconducting substrate at the bottom of the trench, while leaving a substantial portion of the precursor material layer on the sidewalls of the trench.
    Type: Grant
    Filed: March 6, 2003
    Date of Patent: December 14, 2004
    Assignee: LSI Logic Corporation
    Inventors: Helmut Puchner, Sheldon Aronowitz
  • Patent number: 6821859
    Abstract: Methods and systems are disclosed that allow an adjustment of an electrical property of a field effect transistor during the fabrication of the device. A manufacturing process downstream of the gate electrode formation step is controlled in response to the measured gate length such that a deviation of the measured gate length is, at least partially, compensated by a subsequent process step in order to maintain the electrical property of the completed field effect transistor within specified tolerances. In one illustrative embodiment, the effective gate length that is defined as the lateral distance of lightly doped regions is controlled so as to substantially maintain it. Moreover, a controller is disclosed that allows the manufacturing of a field effect transistor on a run-to-run basis by which variations of the gate length are at least partially compensated.
    Type: Grant
    Filed: July 30, 2002
    Date of Patent: November 23, 2004
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Jan Raebiger, André Holfeld, Dirk Wollstein
  • Patent number: 6818539
    Abstract: Embodiments include a semiconductor device comprising: a pad formed on an insulating layer and having an electric connection region with external components; and a protective insulating layer which has an aperture for exposing the electric connection region. The protective insulating layer may include a first insulating layer and a second insulating layer, and side surfaces of these insulating layers are exposed to the aperture. At least part of the side surfaces surrounding the electric connection region have a tapered configuration at an acute angle to a top surface of the pad. This semiconductor device not only enables reduction of the fabrication steps, but also provides a reliable passivation structure for a pad with sufficient thickness and stress relaxation characteristics.
    Type: Grant
    Filed: June 30, 2000
    Date of Patent: November 16, 2004
    Assignee: Seiko Epson Corporation
    Inventor: Atsushi Kanda
  • Patent number: 6818532
    Abstract: Thinning and dicing substrates using inductively coupled plasma reactive ion etching (ICP RIE). When dicing, a hard photo-resist pattern or metal mask pattern that defines scribe lines is formed on a sapphire substrate or on a semiconductor epitaxial layer, beneficially by lithographic techniques. Then, the substrate is etched along the scribe lines to form etched channels. An etching gas comprised of BCl3 and/or BCl3/Cl2 gas is used (optionally, Ar can be added). Stress lines are then produced through the substrate along the etched channels. The substrate is then diced along the stress lines. When thinning, a surface of a substrate is subjected to inductively coupled plasma reactive ion etching (ICP RIE) using BCl3 and/or BCl3/Cl2 gas, possibly with some Ar. ICP RIE is particularly useful when working sapphire and other hard substrates.
    Type: Grant
    Filed: April 9, 2002
    Date of Patent: November 16, 2004
    Assignee: Oriol, Inc.
    Inventors: Geun-young Yeom, Myung cheol Yoo, Wolfram Urbanek, Youn-joon Sung, Chang-hyun Jeong, Kyong-nam Kim, Dong-woo Kim
  • Patent number: 6818991
    Abstract: The present invention provides an electrically conductive layer comprising a copper alloy which includes at least one of Ag, As, Bi, P, Sb, Si, and Ti in the range of not less than 0.1 percent by weight to not more than a maximum solubility limit to copper, so that the copper alloy is in a solid solution and/or which includes at least one of Mo, Ta and W in a range of not less than 0.1 percent by weight to not more than 1 percent by weight.
    Type: Grant
    Filed: June 1, 2000
    Date of Patent: November 16, 2004
    Assignee: NEC Electronics Corporation
    Inventor: Kuniko Kikuta
  • Patent number: 6815331
    Abstract: Methods for forming a metal wiring layer in a semiconductor device using a dual damascene process.
    Type: Grant
    Filed: March 20, 2003
    Date of Patent: November 9, 2004
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Kyoung-woo Lee, Hong-jae Shin, Jae-hak Kim, Soo-geun Lee