Patents Examined by Thao Le
-
Patent number: 8466037Abstract: In a method for producing a very thin chip including an integrated circuit, a circuit structure is produced in a defined section of a semiconductor wafer. The defined wafer section is subsequently released from the semiconductor wafer. For this purpose, the wafer section is firstly freed such that it is held only via local web-like connections on the remaining semiconductor wafer, which web-like connections are arranged at a lateral periphery of the wafer section. The web-like connections are subsequently severed.Type: GrantFiled: September 11, 2008Date of Patent: June 18, 2013Assignee: Institut fuer Mikroelektronik StuttgartInventors: Joachim N. Burghartz, Wolfgang Appel, Martin Zimmermann
-
Patent number: 8461631Abstract: A composite contact for a semiconductor device is provided. The composite contact includes a DC conducting electrode that is attached to a semiconductor layer in the device, and a capacitive electrode that is partially over the DC conducting electrode and extends beyond the DC conducting electrode. The composite contact provides a combined resistive-capacitive coupling to the semiconductor layer. As a result, a contact impedance is reduced when the corresponding semiconductor device is operated at high frequencies.Type: GrantFiled: July 23, 2007Date of Patent: June 11, 2013Assignee: Sensor Electronic Technology, Inc.Inventors: Grigory Simin, Michael Shur, Remigijus Gaska
-
Patent number: 8455945Abstract: A method for fabricating a semiconductor device includes forming a pad nitride layer that exposes an isolation region over a cell region of a semiconductor substrate; forming a trench in the isolation region of the semiconductor substrate; forming an isolation layer within the trench; etching an active region of the semiconductor substrate by a certain depth to form a recessed isolation region; etching the isolation layer by a certain depth to form a recessed isolation region; depositing a gate metal layer in the recessed active region and the recessed isolation region to form a gate of a cell transistor; forming an insulation layer over an upper portion of the gate; removing the pad nitride layer to expose a region of the semiconductor substrate to be formed with a contact plug; and depositing a conductive layer in the region of the semiconductor substrate to form a contact plug.Type: GrantFiled: June 30, 2009Date of Patent: June 4, 2013Assignee: Hynix Semiconductor Inc.Inventors: Jin Yul Lee, Dong Seok Kim
-
Patent number: 8455288Abstract: A micromachining process forms a plurality of layers on a wafer. This plurality of layers includes both a support layer and a given layer. The process also forms a mask, with a mask hole, at least in part on the support layer. In this configuration, the support layer is positioned between the mask hole and the given layer, and longitudinally spaces the mask hole from the given layer. The process also etches a feature into the given layer through the mask hole.Type: GrantFiled: September 14, 2011Date of Patent: June 4, 2013Assignee: Analog Devices, Inc.Inventors: Kuang L. Yang, Thomas D. Chen
-
Patent number: 8455862Abstract: A semiconductor device includes a carbon layer disposed on a substrate, a gate stack disposed on a portion of the carbon layer, a first cavity defined by the carbon layer and the substrate, a second cavity defined by the carbon layer and the substrate, a source region including a first conductive contact disposed in the first cavity, a drain region including a second conductive contact disposed in the second cavity.Type: GrantFiled: July 31, 2012Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: Josephine B. Chang, Dechao Guo, Shu-Jen Han, Chung-Hsun Lin
-
Patent number: 8455968Abstract: Disclosed herein is a storage element, including: a storage layer which has magnetization vertical to a film surface and in which a direction of the magnetization is changed in correspondence to information; a magnetization fixing layer which has magnetization vertical to a film surface becoming a reference of the information stored in the storage layer, which is composed of plural magnetic layers, and which has a multilayered ferri-pin structure into which the plural magnetic layers are laminated one upon another through a non-magnetic layer(s); and an insulating layer made of a non-magnetic material and provided between the storage layer and the magnetization fixing layer.Type: GrantFiled: September 2, 2011Date of Patent: June 4, 2013Assignee: Sony CorporationInventors: Hiroyuki Uchida, Masanori Hosomi, Hiroyuki Ohmori, Kazuhiro Bessho, Yutaka Higo, Kazutaka Yamane
-
Patent number: 8445945Abstract: Methods and apparatus relating to very large scale FET arrays for analyte measurements. ChemFET (e.g., ISFET) arrays may be fabricated using conventional CMOS processing techniques based on improved FET pixel and array designs that increase measurement sensitivity and accuracy, and at the same time facilitate significantly small pixel sizes and dense arrays. Improved array control techniques provide for rapid data acquisition from large and dense arrays. Such arrays may be employed to detect a presence and/or concentration changes of various analyte types in a wide variety of chemical and/or biological processes. In one example, chemFET arrays facilitate DNA sequencing techniques based on monitoring changes in hydrogen ion concentration (pH), changes in other analyte concentration, and/or binding events associated with chemical processes relating to DNA synthesis.Type: GrantFiled: July 20, 2012Date of Patent: May 21, 2013Assignee: Life Technologies CorporationInventors: Jonathan Rothberg, Wolfgang Hinz, Kim Johnson, James Bustillo
-
Patent number: 8441044Abstract: Methods and apparatus relating to very large scale FET arrays for analyte measurements. ChemFET (e.g., ISFET) arrays may be fabricated using conventional CMOS processing techniques based on improved FET pixel and array designs that increase measurement sensitivity and accuracy, and at the same time facilitate significantly small pixel sizes and dense arrays. Improved array control techniques provide for rapid data acquisition from large and dense arrays. Such arrays may be employed to detect a presence and/or concentration changes of various analyte types in a wide variety of chemical and/or biological processes. In one example, chemFET arrays facilitate DNA sequencing techniques based on monitoring changes in hydrogen ion concentration (pH), changes in other analyte concentration, and/or binding events associated with chemical processes relating to DNA synthesis.Type: GrantFiled: July 20, 2012Date of Patent: May 14, 2013Assignee: Life Technologies CorporationInventors: Jonathan Rothberg, Wolfgang Hinz, Kim Johnson, James Bustillo
-
Patent number: 8440474Abstract: A chip quality determination method includes the steps of (a) determining the continuity of defective chips in at least four directions of an X-axis and a Y-axis on a wafer based on the wafer test result of determining the acceptability of chips arranged in a matrix in the four directions on the wafer, and dividing the defective chips into one or more defective groups so that successive ones of the defective chips are in the same defective group; (b) calculating a quality determination index of each of one or more determination target wafer periphery neighboring chips among wafer periphery neighboring chips located within a predetermined range from the periphery of the wafer based on the distance from a corresponding one of the defective groups; and (c) determining the quality of the determination target wafer periphery neighboring chips by comparing the quality determination indexes thereof with a preset threshold.Type: GrantFiled: July 15, 2009Date of Patent: May 14, 2013Assignee: Ricoh Company, Ltd.Inventor: Hirokazu Yanai
-
Patent number: 8431876Abstract: The present invention provides system for testing an electrical winding element that is usually a stator bar or a stator winding. The stator bar is attached to a short circuit conductive element to form a closed short circuit of a single turn that acts as a primary circuit. The closed short circuit is connected to a step-up transformer that will act as a secondary circuit and which has at least two turns. The step-up transformer uses a controlled variable voltage source that charges the closed short circuit. Charging the closed short circuit creates a current in the stator bar inner conductive element, causing heat on the stator bar by induction. The system of the present invention is suitable for an accelerated thermal aging test that simulates closely how heat is created by induction on stator bars of electric machines.Type: GrantFiled: July 29, 2010Date of Patent: April 30, 2013Assignee: Empresas Publicas de Medellin E.S.P.Inventors: Jose Armando Bohorquez Cortazar, Andres Emiro Diez Restrepo, Juan Carlos Toro LondoƱo, Jairo Leon Restrepo Velasquez, Hector Diego Gonzalez Sanchez, Hugo Alberto Cardona Restrepo, Gabriel Jaime Lopez Jimenez, Idi Amin Isaac Millan, Emiro De Jesus Diez Saldarriaga
-
Patent number: 8431934Abstract: An exemplary LED chip includes a substrate, a buffer layer formed on the substrate and a light emitting layer formed on the buffer layer. The light emitting layer includes an n-type semiconductor layer and a p-type semiconductor layer. A first electrode is electrically connected with one of the n-type semiconductor layer and the p-type semiconductor layer. A second electrode is electrically connected with the other one of the n-type semiconductor layer and the p-type semiconductor layer. A bonding pad is formed on a top surface of the first electrode. A bonding wire is secured to the bonding pad. A ratio between a contacting area between the bonding pad and the top surface of the first electrode and an area of the top surface of the first electrode is no less than 6:10.Type: GrantFiled: July 7, 2011Date of Patent: April 30, 2013Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Yen-Kei Lei, Ko-Wei Chien
-
Patent number: 8426909Abstract: A nonvolatile semiconductor memory device includes a charge storage layer on a first insulating film, a second insulating film which is provided on the charge storage layer, formed of layers, and a control gate electrode on the second insulating film. The second insulating film includes a bottom layer (A) provided just above the charge storage layer, a top layer (C) provided just below the control gate electrode, and a middle layer (B) provided between the bottom layer (A) and the top layer (C). The middle layer (B) has higher barrier height and lower dielectric constant than both the bottom layer (A) and the top layer (C). The average coordination number of the middle layer (B) is smaller than both the average coordination number of the top layer (C) and the average coordination number of the bottom layer (A).Type: GrantFiled: July 10, 2012Date of Patent: April 23, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Naoki Yasuda
-
Patent number: 8426898Abstract: Methods and apparatus relating to very large scale FET arrays for analyte measurements. ChemFET (e.g., ISFET) arrays may be fabricated using conventional CMOS processing techniques based on improved FET pixel and array designs that increase measurement sensitivity and accuracy, and at the same time facilitate significantly small pixel sizes and dense arrays. Improved array control techniques provide for rapid data acquisition from large and dense arrays. Such arrays may be employed to detect a presence and/or concentration changes of various analyte types in a wide variety of chemical and/or biological processes. In one example, chemFET arrays facilitate DNA sequencing techniques based on monitoring changes in hydrogen ion concentration (pH), changes in other analyte concentration, and/or binding events associated with chemical processes relating to DNA synthesis.Type: GrantFiled: January 22, 2010Date of Patent: April 23, 2013Assignee: Life Technologies CorporationInventors: Jonathan M. Rothberg, Wolfgang Hinz, Kim L. Johnson, James M. Bustillo
-
Patent number: 8426899Abstract: Methods and apparatus relating to very large scale FET arrays for analyte measurements. ChemFET (e.g., ISFET) arrays may be fabricated using conventional CMOS processing techniques based on improved FET pixel and array designs that increase measurement sensitivity and accuracy, and at the same time facilitate significantly small pixel sizes and dense arrays. Improved array control techniques provide for rapid data acquisition from large and dense arrays. Such arrays may be employed to detect a presence and/or concentration changes of various analyte types in a wide variety of chemical and/or biological processes. In one example, chemFET arrays facilitate DNA sequencing techniques based on monitoring changes in hydrogen ion concentration (pH), changes in other analyte concentration, and/or binding events associated with chemical processes relating to DNA synthesis.Type: GrantFiled: February 2, 2011Date of Patent: April 23, 2013Assignee: Life Technologies CorporationInventors: Jonathan M. Rothberg, Wolfgang Hinz, Kim L. Johnson, James Bustillo
-
Patent number: 8426282Abstract: The present invention provides a method for forming a semiconductor substrate isolation, comprising: providing a semiconductor substrate; forming a first oxide layer and a nitride layer sequentially on the semiconductor substrate; forming openings in the nitride layer and in the first oxide layer to expose parts of the semiconductor substrate; implanting oxygen ions into the semiconductor substrate from the openings; performing annealing to form a second oxide layer on at least top portions of the exposed parts of the semiconductor substrate; and removing the nitride layer and the first oxide layer. Compared to the conventional STI process, said method enables a more simply and easy process flow and is applicable to common semiconductor substrates and SOI substrates.Type: GrantFiled: April 8, 2011Date of Patent: April 23, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Haizhou Yin, Zhijiong Luo, Huilong Zhu
-
Patent number: 8422702Abstract: A micromini condenser microphone having a flexure hinge-shaped upper diaphragm and a back plate, and a method of manufacturing the same are provided.Type: GrantFiled: October 22, 2007Date of Patent: April 16, 2013Assignee: Electronics and Telecommunications Research InstituteInventors: Hye Jin Kim, Sung Q Lee, Kang Ho Park, Jong Dae Kim
-
Patent number: 8420410Abstract: A semiconductor die includes a group of spacer cells within the semiconductor die. The spacer cells include fiducial markings therein. The fiducial markings can be located within a metal layer, a diffusion layer, a polysilicon layer, and/or a Shallow Trench Isolation (STI) structure.Type: GrantFiled: July 7, 2010Date of Patent: April 16, 2013Assignee: QUALCOMM IncorporatedInventors: Michael Laisne, Xiangdong Pan, Foua Vang, Prayag B. Patel, Donald D. Lyons, Martin Villafana
-
Patent number: 8415719Abstract: A low gate charging rectifier having a MOS structure and a P-N junction and a manufacturing method thereof are provided. The low gate charging rectifier is a combination of an N-channel MOS structure and a lateral P-N junction diode. A portion of the gate-covering region is replaced by a thicker dielectric layer or a low conductivity polysilicon layer. In a forward mode, the N-channel MOS structure and the P-N junction diode are connected with each other in parallel. Under this circumstance, like the Schottky diode, the low gate charging rectifier has low forward voltage drop and rapid switching speed. Whereas, in a reverse mode, the leakage current is pinched off and the N-channel is shut off by the depletion region of the P-N junction diode, so that the low gate charging rectifier has low leakage current.Type: GrantFiled: July 7, 2011Date of Patent: April 9, 2013Inventor: Tzu-Hsiung Chen
-
Patent number: 8415716Abstract: Methods and apparatus relating to very large scale FET arrays for analyte measurements. ChemFET (e.g., ISFET) arrays may be fabricated using conventional CMOS processing techniques based on improved FET pixel and array designs that increase measurement sensitivity and accuracy, and at the same time facilitate significantly small pixel sizes and dense arrays. Improved array control techniques provide for rapid data acquisition from large and dense arrays. Such arrays may be employed to detect a presence and/or concentration changes of various analyte types in a wide variety of chemical and/or biological processes. In one example, chemFET arrays facilitate DNA sequencing techniques based on monitoring changes in hydrogen ion concentration (pH), changes in other analyte concentration, and/or binding events associated with chemical processes relating to DNA synthesis.Type: GrantFiled: July 23, 2012Date of Patent: April 9, 2013Assignee: Life Technologies CorporationInventors: Jonathan Rothberg, Wolfgang Hinz, Kim Johnson, James Bustillo
-
Patent number: 8415228Abstract: To provide a manufacturing method of a semiconductor device in which, even when the semiconductor device is formed over an SOI substrate which uses a glass substrate, an insulating film and a semiconductor film over the glass substrate are not peeled by stress applied by a conductive film in formation of the conductive film for forming a gate electrode.Type: GrantFiled: September 9, 2009Date of Patent: April 9, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kazuya Hanaoka, Takashi Shingu, Taichi Endo