Patents Examined by Thinh T Nguyen
-
Patent number: 11791199Abstract: An approach for a nanosheet device with a single diffusion break is disclosed. The device comprises of active gate is formed above the BDI. At least the SDB is also formed over BDI with dielectric filled gate. The dielectric fill forms an indentation into the remaining nanosheets, under the spacer region, or between the inner spacers, in the SDB region. The method of creating the device comprises of, forming a gate cut opening between two ends of a dummy gate of one or more gates; forming a first sacrificial material on the gate cut opening; creating a single diffusion break; removing the dummy gate and oxide layer; removing, selectively a second sacrificial material; trimming, selectively stack of nanosheets; and forming dielectric in the gate cut opening and the single diffusion break.Type: GrantFiled: August 19, 2021Date of Patent: October 17, 2023Assignee: International Business Machines CorporationInventors: Ruilong Xie, Kangguo Cheng, Juntao Li, Carl Radens
-
Patent number: 11783920Abstract: A processor implemented method of evaluating at least one potential tastant from a plurality of tastants is provided. The processor implemented method includes at least one of: receiving, information associated with a plurality of molecular activities; generating, a plurality of data-based models based on the known taste index associated with at least one tastant and information from associated molecular structure/descriptors; classifying, a new molecule based on the generated data-based models for the at least one tastant; screening, the one or more classified new molecules in an applicability domain of the generated data-based models based on the physics-based models by at least one molecular modeling technique; and evaluating, the at least one potential tastant from the screened molecules based on at least one of a bioavailability and a toxicity. In an embodiment, the plurality of molecular activities corresponds to a taste index and a binding energy.Type: GrantFiled: February 6, 2020Date of Patent: October 10, 2023Assignee: TATA CONSULTANCY SERVICES LIMITEDInventors: Anukrati Goel, Kishore Gajula, Rakesh Gupta, Beena Rai
-
Patent number: 11784189Abstract: Structures including III-V compound semiconductor-based devices and silicon-based devices integrated on a semiconductor substrate and methods of forming such structures. The structure includes a substrate having a device layer, a handle substrate, and a buried insulator layer between the handle substrate and the device layer. The structure includes a first semiconductor layer on the device layer in a first device region, and a second semiconductor layer on the device layer in a second device region. The first semiconductor layer contains a III-V compound semiconductor material, and the second semiconductor layer contains silicon. A first device structure includes a gate structure on the first semiconductor layer, and a second device structure includes a doped region in the second semiconductor layer. The doped region and the second semiconductor layer define a p-n junction.Type: GrantFiled: August 20, 2021Date of Patent: October 10, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Francois Hebert, Handoko Linewih
-
Patent number: 11785774Abstract: In one embodiment, a semiconductor device includes a substrate, insulating films and first films alternately stacked on the substrate, at least one of the first films including an electrode layer and a charge storage layer provided on a face of the electrode layer via a first insulator, and a semiconductor layer provided on a face of the charge storage layer via a second insulator. The device further includes at least one of a first portion including nitrogen and provided between the first insulator and the charge storage layer with an air gap provided in the first insulator, a second portion including nitrogen, provided between the charge storage layer and the second insulator, and including a portion protruding toward the charge storage layer, and a third portion including nitrogen and provided between the second insulator and the semiconductor layer with an air gap provided in the first insulator.Type: GrantFiled: April 20, 2022Date of Patent: October 10, 2023Assignee: KIOXIA CORPORATIONInventors: Keiichi Sawa, Kazuhiro Matsuo, Kazuhisa Matsuda, Hiroyuki Yamashita, Yuta Saito, Shinji Mori, Masayuki Tanaka, Kenichiro Toratani, Atsushi Takahashi, Shouji Honda
-
Patent number: 11769772Abstract: An IC structure includes first and second gates, first and second source/drain regions, and an isolation region. The first and second gates each have a first portion extending along a first direction and a second portion extending along a second direction. The first source/drain regions are respectively on opposite sides of the first portion of the first gate. The second source/drain regions are respectively on opposite sides of the first portion of the second gate. The isolation region has a lower portion between a first one of the first source/drain regions and a first one of the second source/drain regions, and an upper portion partially overlapping with the second portion of first gate and the second portion of the second gate. A width of the lower portion is a less than a width of the upper portion.Type: GrantFiled: January 27, 2022Date of Patent: September 26, 2023Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TSMC NANJING COMPANY LIMITED, TSMC CHINA COMPANY LIMITEDInventors: Tian-Yu Xie, Xin-Yong Wang, Lei Pan, Kuo-Ji Chen
-
Patent number: 11764105Abstract: A semiconductor device structure includes a silicon-on-insulator (SOI) region. The SOI region includes a semiconductor substrate, a buried oxide layer disposed over the semiconductor substrate, and a silicon layer disposed over the buried oxide layer. The semiconductor device structure also includes a first shallow trench isolation (STI) structure penetrating through the silicon layer and the buried oxide layer and extending into the semiconductor substrate. The first STI structure includes a first liner contacting the semiconductor substrate and the silicon layer, a second liner covering the first liner and contacting the buried oxide layer, and a third liner covering the second liner. The first liner, the second liner and the third liner are made of different materials. The first STI structure also includes a first trench filling layer disposed over the third liner and separated from the second liner by the third liner.Type: GrantFiled: May 18, 2022Date of Patent: September 19, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Chia-Hsiang Hsu
-
Patent number: 11764234Abstract: A method used in forming an array of memory cells comprises forming a vertical stack comprising transistor material directly above insulator material. A mask is used to subtractively etch both the transistor material and thereafter the insulator material to form a plurality of pillars that individually comprise the transistor material and the insulator material. The insulator material is laterally-recessed from opposing lateral sides of individual of the pillars selectively relative to the transistor material of the individual pillars. The individual pillars are formed to comprise a first capacitor electrode that is in void space formed from the laterally recessing. Capacitors are formed that individually comprise the first capacitor electrode of the individual pillars. A capacitor insulator is aside the first capacitor electrode of the individual pillars and a second capacitor electrode is laterally-outward of the capacitor insulator.Type: GrantFiled: February 25, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Marcello Mariani, Giorgio Servalli
-
Patent number: 11764298Abstract: A semiconductor device is provided. The semiconductor device includes a buried power rail, a buried oxide (BOX) layer formed on the buried power rail, a plurality of channel fins formed on the BOX layer, a bottom epitaxial layer formed on the BOX layer and between the channel fins such that the BOX layer is between the buried power rail and the bottom epitaxial layer, a gate stack formed over the bottom epitaxial layer and contacting the channel fins, the gate stack including a work function metal (WFM) layer and a high-? layer, and a top epitaxial layer formed on the gate stack. In the semiconductor device, between two adjacent ones of the channel fins the BOX layer has an opening so that the bottom epitaxial layer is electrically connected to the buried power rail.Type: GrantFiled: September 17, 2021Date of Patent: September 19, 2023Assignee: International Business Machines CorporationInventors: Chen Zhang, Ruilong Xie, Heng Wu, Junli Wang, Brent Anderson
-
Patent number: 11756863Abstract: According to an embodiment, provided is a semiconductor device includes a semiconductor layer; a first electrode; a second electrode; an electrode pad; a wiring layer electrically connected to the gate electrode; a first polycrystalline silicon layer electrically connected to the electrode pad and the wiring layer; and an insulating layer provided between the first polycrystalline silicon layer and the electrode pad and between the first polycrystalline silicon layer and the wiring layer and having a first opening and a second opening. The electrode pad and the first polycrystalline silicon layer are electrically connected via an inside of the first opening. The wiring layer and the first polycrystalline silicon layer are electrically connected via an inside of the second opening, A first opening area of the first opening is larger than a second opening area of the second opening.Type: GrantFiled: March 5, 2021Date of Patent: September 12, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Hiroshi Kono
-
Patent number: 11756986Abstract: An isolator includes a first electrode; a first insulating portion on the first electrode; a second electrode on the first insulating portion; a second insulating portion around the second electrode; and a first dielectric portion on the second electrode and the second insulating portion. The second insulating portion is provided along a first plane perpendicular to a first direction from the first electrode toward the second electrode. The second electrode including a bottom surface facing the first insulating portion, an upper surface facing the first dielectric portion, a first side surface connected to the bottom surface, and a second side surface connected to the upper surface and the first side surface. The upper surface is wider than the bottom surface in a second direction along the first plane. The first side surface is tilted with respect to the bottom surface and the second side surface.Type: GrantFiled: February 22, 2022Date of Patent: September 12, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Akira Ishiguro, Ryohei Nega, Yoshihiko Fuji
-
Patent number: 11749573Abstract: Described are component carriers including a stepped cavity into which a stepped component assembly is embedded. The component carriers have (a) fully cured electrically insulating material originating from at least one electrically insulating layer structure of the component carrier and circumferentially surrounding the stepped component assembly and/or (b) an undercut in a transition region between a narrow recess and a wide recess of the stepped cavity. Further described are methods for manufacturing such component carriers.Type: GrantFiled: May 25, 2021Date of Patent: September 5, 2023Assignee: AT&S Austria Technologie & Systemtechnik AktiengesellschaftInventors: Johannes Stahr, Gerald Weidinger, Gerhard Schmid, Andreas Zluc
-
Patent number: 11749383Abstract: The disclosure presents a new computer based model framework to predict drug effects over multiple time and spatial scales from the drug chemistry to the cardiac rhythm. The disclosure presents a new computer based model framework to predict drug effects from the level of the receptor interaction to the cardiac rhythm.Type: GrantFiled: March 28, 2017Date of Patent: September 5, 2023Assignee: The Regents of the University of CaliforniaInventors: Colleen Clancy, Pei-Chi Yang, Kevin DeMarco, Igor V. Vorobyov
-
Patent number: 11751377Abstract: A method for fabricating a semiconductor device, including the steps of: providing a substrate having an etch stop layer formed thereon; forming a preliminary stacked structure on the etch stop layer, the preliminary stacked structure including a lower sacrifice layer contacting the etch stop layer, a support layer, and an upper sacrifice layer; forming a hole penetrating the preliminary stacked structure and the etch stop layer; forming a conductive pattern in the hole; removing the upper sacrifice layer and a portion of the support layer; removing the lower sacrifice layer; forming a first conductive layer covering the conductive pattern; and forming a dielectric layer covering the first conductive layer, a remaining portion of the support layer, and the etch stop layer.Type: GrantFiled: December 16, 2021Date of Patent: September 5, 2023Assignee: XIA TAI XIN SEMICONDUCTOR (QING DAO) LTD.Inventors: Hyunyoung Kim, Dowon Kwak, Kang-Won Seo
-
Patent number: 11735593Abstract: A semiconductor structure includes a semiconductor substrate, with first, second, and third field effect transistors (FETs) formed on the substrate. A gate of the first FET includes a gate electrode, a first work function metal (WFM) layered with a first interfacial layer (IL) and a first high-k dielectric (HK); a gate of the second FET includes the first WFM layered with a second IL, a second HK, and a first dipole material; and a gate of the third FET includes the first WFM layered with a third IL, a third HK, the first dipole material, and a second dipole material. The first FET does not include the first dipole material and does not include the second dipole material, and the second FET does not include the second dipole material.Type: GrantFiled: November 4, 2021Date of Patent: August 22, 2023Assignee: International Business Machines CorporationInventors: Ruqiang Bao, Jingyun Zhang, Koji Watanabe, Jing Guo
-
Patent number: 11728347Abstract: An integrated circuit device includes an embedded insulation layer, a semiconductor layer on the embedded insulation layer, the semiconductor layer having a main surface, and a plurality of fin-type active areas protruding from the main surface to extend in a first horizontal direction and in parallel with one another, a separation insulation layer separating the semiconductor layer into at least two element regions adjacent to each other in a second horizontal direction intersecting the first horizontal direction, source/drain regions on the plurality of fin-type active areas, a first conductive plug on and electrically connected to the source/drain regions, a buried rail electrically connected to the first conductive plug while penetrating through the separation insulation layer and the semiconductor layer, and a power delivery structure arranged in the embedded insulation layer, the power delivery structure being in contact with and electrically connected to the buried rail.Type: GrantFiled: October 5, 2021Date of Patent: August 15, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Weonhong Kim, Pilkyu Kang, Yuichiro Sasaki, Sungkeun Lim, Yongho Ha, Sangjin Hyun, Kughwan Kim, Seungha Oh
-
Patent number: 11723272Abstract: An organic electroluminescence device includes: an anode; an emitting layer; and a cathode. The emitting layer contains a first compound and a second compound, the first compound being a delayed fluorescent compound, the second compound being a compound represented by a formula (2).Type: GrantFiled: August 17, 2018Date of Patent: August 8, 2023Assignee: IDEMITSU KOSAN CO., LTD.Inventors: Kei Yoshizaki, Ryota Takahashi, Toshinari Ogiwara, Yuichiro Kawamura
-
Patent number: 11723290Abstract: A semiconductor device includes a stack structure on a substrate, the stack structure including alternating gate electrodes and insulating layers stacked along a first direction, a vertical opening through the stack structure along the first direction, the vertical opening including a channel structure having a semiconductor layer on an inner sidewall of the vertical opening, and a variable resistive material on the semiconductor layer, a vacancy concentration in the variable resistive material varies along its width to have a higher concentration closer to a center of the channel structure than to the semiconductor layer, and an impurity region on the substrate, the semiconductor layer contacting the impurity region at a bottom of the channel structure.Type: GrantFiled: October 29, 2021Date of Patent: August 8, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyung Hwan Lee, Yong Seok Kim, Tae Hun Kim, Seok Han Park, Satoru Yamada, Jae Ho Hong
-
Patent number: 11721621Abstract: Structures including stacked field-effect transistors and methods of forming a structure including stacked field-effect transistors. The structure includes a field-effect transistor having a first active gate, a second active gate, and a drain region that is positioned in a horizontal direction between the first and second active gates. The structure further includes a back-end-of-line stack having a first metal level and a second metal level over the field-effect transistor. The first metal level includes a first interconnect, a second interconnect, and a third interconnect, and the second metal level includes a fourth interconnect. The third interconnect is connected to the drain region. The third interconnect is positioned in a vertical direction between the fourth interconnect and the drain region, and the third interconnect is positioned in the horizontal direction between the first and second interconnects.Type: GrantFiled: November 16, 2021Date of Patent: August 8, 2023Assignee: GlobalFoundries U.S. Inc.Inventors: Shweta Vasant Khokale, Kaustubh Shanbhag, Tamilmani Ethirajan
-
Patent number: 11715689Abstract: A device includes a first conductive feature disposed over a substrate; a second conductive feature disposed directly on and in physical contact with the first conductive feature; a dielectric layer surrounding sidewalls of the second conductive feature; and a first barrier layer interposed between the second conductive feature and the dielectric layer and in physical contact with both the second conductive feature and the dielectric layer. The first barrier layer and the dielectric layer comprise at least two common elements.Type: GrantFiled: July 13, 2020Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shin-Yi Yang, Ming-Han Lee, Shau-Lin Shue, Tz-Jun Kuo
-
Patent number: 11715634Abstract: The disclosure provides a pattern collapse free wet clean process for fabricating semiconductor devices. By performing post reactive ion etching (RIE) using a fluorine-containing gas such as C2F6, followed by cleaning in a single wafer cleaner (SWC) with diluted hydrofluoric acid (HF) or in a solution of ammonia and HF, a substrate with multiple pattern collapse free high aspect ratio shallow trench isolation (STI) features can be obtained.Type: GrantFiled: April 28, 2021Date of Patent: August 1, 2023Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Rou-Wei Wang, Jen-I Lai, Chun-Heng Wu, Jr-Chiuan Wang, Chia-Che Chiang