Patents Examined by Wael M. Fahmy
-
Patent number: 7829989Abstract: An electronic package for containing at least a top packaging module vertically stacked on a bottom packaging module. Each of the packaging modules includes a semiconductor chip packaged and connected by via connectors and connectors disposed on a laminated board fabricated with a standard printed-circuit board process wherein the top and bottom packaging module further configured as a surface mountable modules for conveniently stacking and mounting to prearranged electrical contacts without using a leadframe. At least one of the top and bottom packaging modules is a multi-chip module (MCM) containing at least two semiconductor chips. At least one of the top and bottom packaging modules includes a ball grid array (BGA) for surface mounting onto the prearranged electrical contacts. At least one of the top and bottom packaging modules includes a plurality of solder bumps on one of the semiconductor chips for surface mounting onto the prearranged electrical contacts.Type: GrantFiled: December 22, 2005Date of Patent: November 9, 2010Assignee: Alpha & Omega Semiconductor, Ltd.Inventors: Ming Sun, Yueh Se Ho
-
Patent number: 7829440Abstract: A method for the separation of multiple dies during semiconductor fabrication is described. On an upper surface of a semiconductor wafer containing multiple dies, a seed metal layer may be used to grow hard metal layers above it for handling. Metal may be plated above these metal layers everywhere except where a block of stop electroplating (EP) material exists. The stop EP material may be obliterated, and a barrier layer may be formed above the entire remaining structure. The substrate may be removed, and the individual dies may have any desired bonding pads and/or patterned circuitry added to the semiconductor surface. The remerged hard metal after laser cutting and heating should be strong enough for handling. Tape may be added to the wafer, and a breaker may be used to break the dies apart. The resulting structure may be flipped over, and the tape may be expanded to separate the individual dies.Type: GrantFiled: August 7, 2007Date of Patent: November 9, 2010Assignee: SemiLEDS Optoelectronics Co. Ltd.Inventors: Jiunn-Yi Chu, Chao-Chen Cheng, Chen-Fu Chu, Trung Tri Doan
-
Patent number: 7829972Abstract: A semiconductor component has a drift path (4) in a semiconductor body (5) of a semiconductor chip (6). The semiconductor component has an edge area (7) and a cell area (8), which is surrounded by the edge area (7). A trench structure (9), which surrounds the semiconductor component (6) in the edge area (7), is arranged in the edge area (7) of the semiconductor component (6). At least the trench walls (10) are covered by an insulation material (11). The trench structure (9) which surrounds the semiconductor component (6) has overlapping trench zones (12) with semiconductor material (13) arranged between them.Type: GrantFiled: March 8, 2007Date of Patent: November 9, 2010Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Holger Kapels
-
Patent number: 7829930Abstract: A technique that can realize high integration even for multilayered three-dimensional structures at low costs by improving the performance of the semiconductor device having recording or switching functions by employing a device structure that enables high precision controlling of the movement of ions in the solid electrolyte. The semiconductor element of the device is formed as follows; two or more layers are deposited with different components respectively between a pair of electrodes disposed separately in the vertical (z-axis) direction, then a pulse voltage is applied between those electrodes to form a conductive path. The resistance value of the path changes according to an information signal. Furthermore, a region is formed at a middle part of the conductive path. The region is used to accumulate a component that improves the conductivity of the path, thereby enabling the resistance value (rate) to response currently to the information signal.Type: GrantFiled: July 9, 2008Date of Patent: November 9, 2010Assignee: Hitachi, Ltd.Inventors: Motoyasu Terao, Hideyuki Matsuoka, Naohiko Irie, Yoshitaka Sasago, Riichiro Takemura, Norikatsu Takaura
-
Patent number: 7829884Abstract: A non-volatile ferroelectric memory device is proposed which comprises a combination of an organic ferroelectric polymer with an organic ambipolar semiconductor. The devices of the present invention are compatible with—and fully exploit the benefits of polymers, i.e. solution processing, low-cost, low temperature layer deposition and compatibility with flexible substrates.Type: GrantFiled: December 1, 2004Date of Patent: November 9, 2010Assignee: Koninklijke Philips Electronics N.V.Inventors: Gerwin Hermanus Gelinck, Albert W. Marsman, Fredericus Johannes Touwslager, Dagobert Michel De Leeuw
-
Patent number: 7825446Abstract: There is provided a semiconductor device including, a semiconductor substrate having a circuit forming region and a peripheral region, a base insulating film formed over the semiconductor substrate, a capacitor formed of a lower electrode, a capacitor dielectric film made of a ferroelectric material, and an upper electrode in this order over the base insulating film in the circuit forming region, an uppermost interlayer insulating film formed over the capacitor, a seal ring formed over the semiconductor substrate in the peripheral region, the seal ring having a height that reaches at least the upper surface of the interlayer insulating film, and surrounding the circuit forming region, a block film formed over the seal ring and over the interlayer insulating film in the circumference of the seal ring, and an electrode conductor pattern which is formed over the interlayer insulating film in the peripheral region, the electrode conductor pattern having an electrode pad, and having a cross-section exposed to a diType: GrantFiled: July 17, 2008Date of Patent: November 2, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Yasufumi Takahashi, Kenichiro Kajio
-
Patent number: 7825399Abstract: An optical device comprising: a first active stack of layers comprising an optical cavity, at least one quantum dot located in said cavity; an upper contact provided above said optical cavity; a lower contact provided below said cavity, wherein an abrupt material interface defines the whole lateral boundary of said cavity and said cavity is patterned such that it provides two dimensional lateral confinement of photon modes, said upper an lower contacts being arranged such that current can flow vertically across the cavity between the two contacts.Type: GrantFiled: March 11, 2005Date of Patent: November 2, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Patrick Un Siong See, Andrew James Shields
-
Patent number: 7825456Abstract: A nonvolatile semiconductor memory device and a method for manufacturing the same that may include forming an isolation pattern in a substrate, and then etching a portion of the isolation pattern to expose a portion of an active region of the substrate, and then forming high-density second-type ion implantation regions spaced apart at both edges of the active region by performing a tilted ion implantation process, and then forming a high-density first-type ion implantation region as a bit line in the active region, and then forming an insulating layer on the substrate including the high-density first-type ion implantation region, the high-density second-type ion implantation regions and the isolation pattern, and then forming a metal interconnection as a word line on the insulating layer pattern and extending in a direction perpendicular to bit line.Type: GrantFiled: July 2, 2008Date of Patent: November 2, 2010Assignee: Dongbu HiTek Co., Ltd.Inventor: Yong-Ho Oh
-
Patent number: 7824941Abstract: The invention describes a method for producing a light-emitting-diode (LED) light source, particularly comprising mixed-color LEDs, wherein at least a portion of primary radiation emitted by a chip is transformed by luminescence conversion. Said chip comprises a front-side (i.e., the side facing in the direction of radiation) electrical contact to whose surface a luminescence conversion material is applied in the form of a thin layer. Prior to coating, the front-side electrical contact is raised by the application of an electrically conductive material to the electrical contact surface. The method enables specific color coordinates to be adjusted selectively by monitoring the color coordinates (IEC chromaticity diagram) and thinning the layer of luminescence conversion material. In addition, the method is suited in particular for simultaneously producing a plurality of LED light sources from a multiplicity of similar chips in a wafer composite.Type: GrantFiled: April 10, 2009Date of Patent: November 2, 2010Assignee: OSRAM Opto Semiconductors GmbHInventors: Bert Braune, Herbert Brunner
-
Patent number: 7824977Abstract: A semiconductor wafer includes at least a partially manufactured high voltage transistor covered by a high-voltage low voltage decoupling layer and at least a partially manufactured low voltage transistor with the high-voltage low-voltage decoupling layer etched off for further performance of a low-voltage manufacturing process thereon. The high-voltage low-voltage decoupling layer comprising a high temperature oxide (HTO) oxide layer of about 30-150 Angstroms and a low-pressure chemical vapor deposition (LPCVD) nitride layer.Type: GrantFiled: March 27, 2007Date of Patent: November 2, 2010Assignee: Alpha & Omega Semiconductor, Ltd.Inventors: YongZhong Hu, Sung-Shan Tai
-
Patent number: 7825421Abstract: A semiconductor light emitting device comprises an element that emits light and a substrate on a main surface of which the element is mounted. The main surface of the substrate composed of two areas, (i) a mount area which is rectangle and on which the element is mounted, and (ii) a pad area that is equipped with a pad for wire bonding. The pad area is contiguous to the mount area on one side of the mount area, and the pad area decreases in width continuously or stepwise in a direction away from the one side.Type: GrantFiled: September 21, 2004Date of Patent: November 2, 2010Assignee: Panasonic CorporationInventors: Kunihiko Obara, Mineo Tokunaga, Hideo Nagai
-
Patent number: 7825460Abstract: Vertical field effect transistor semiconductor structures and methods for fabrication of the vertical field effect transistor semiconductor structures provide an array of semiconductor pillars. Each vertical portion of each semiconductor pillar in the array of semiconductor pillars has a linewidth greater than a separation distance to an adjacent semiconductor pillar. Alternatively, the array may comprise semiconductor pillars with different linewidths, optionally within the context of the foregoing linewidth and separation distance limitations. A method for fabricating the array of semiconductor pillars uses a minimally photolithographically dimensioned pillar mask layer that is annularly augmented with at least one spacer layer prior to being used as an etch mask.Type: GrantFiled: September 6, 2006Date of Patent: November 2, 2010Assignee: International Business Machines CorporationInventors: Matthew J. Breitwisch, Chung H. Lam, Alejandro G. Schrott
-
Patent number: 7825042Abstract: The present invention provides a method for depositing nano-porous low dielectric constant films by reacting an oxidizable silicon containing compound or mixture comprising an oxidizable silicon component and an oxidizable non-silicon component having thermally liable groups with nitrous oxide, oxygen, ozone, or other source of reactive oxygen in gas-phase plasma-enhanced reaction. The deposited silicon oxide based film is annealed to form dispersed microscopic voids that remain in a nano-porous silicon oxide based film having a low-density structure. The nano-porous silicon oxide based films are useful for forming layers between metal lines with or without liner or cap layers. The nano-porous silicon oxide based films may also be used as an intermetal dielectric layer for fabricating dual damascene structures.Type: GrantFiled: December 10, 2009Date of Patent: November 2, 2010Assignee: Applied Materials, Inc.Inventor: Robert P. Mandal
-
Patent number: 7825505Abstract: In one embodiment, a semiconductor package is formed to include a tamper barrier that is positioned between at least a portion of the connection terminals of the semiconductor package and an edge of the semiconductor package.Type: GrantFiled: November 11, 2009Date of Patent: November 2, 2010Assignee: Semiconductor Components Industries, LLCInventors: Phillip Celaya, James P. Letterman, Jr.
-
Patent number: 7820511Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single- or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: GrantFiled: July 6, 2007Date of Patent: October 26, 2010Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Joseph Neil Merrett
-
Patent number: 7821077Abstract: The active region of an NMOS transistor and the active region of a PMOS transistor are divided by an STI element isolation structure. The STI element isolation structure is made up of a first element isolation structure formed so as to include the interval between both active regions, and a second element isolation structure formed in the region other than the first element isolation structure.Type: GrantFiled: June 29, 2005Date of Patent: October 26, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Naoyoshi Tamura
-
Patent number: 7820467Abstract: A solid-state imaging device, a line sensor and an optical sensor for enhancing a wide dynamic range while keeping high sensitivity with a high S/N ratio, and a method of operating a solid-state imaging device for enhancing a wide dynamic range while keeping high sensitivity with a high S/N ratio are provided. The solid-state imaging device comprises an integrated array of a plurality of pixels, each of which comprises a photodiode PD for receiving light and generating photoelectric charges, a transfer transistor Tr1 for transferring the photoelectric charges, and a storage capacitor element C connected to the photodiode PD at least through the transfer transistor Tr1 for accumulating, at least through the transfer transistor Tr1, the photoelectric charge overflowing from the photodiode PD during accumulating operation.Type: GrantFiled: March 4, 2009Date of Patent: October 26, 2010Assignee: National University Corporation Tohoku UniversityInventor: Shigetoshi Sugawa
-
Patent number: 7816158Abstract: The present invention provides a liquid crystal display device to be operated at high speed and with high precision by improving performance of a thin-film transistor without increasing cross capacity of gate lines and data lines. On an upper layer of a gate insulator GI at an intersection of gate lines GL and data lines DL to be prepared on an active matrix substrate SUB1, which makes up a liquid crystal display panel of a liquid crystal display device, an insulating material with low dielectric constant is dropped by ink jet coating method to prepare another insulator LDP in order to improve performance characteristics of the thin-film transistor to be prepared on a silicon semiconductor layer SI without increasing cross capacity on said intersection.Type: GrantFiled: June 15, 2006Date of Patent: October 19, 2010Assignee: Future Vision Inc.Inventor: Yoshikazu Yoshimoto
-
Patent number: 7812385Abstract: A semiconductor device includes: a ferroelectric capacitor that is provided above a base substrate and includes a first electrode, a ferroelectric film provided on the first electrode and a second electrode provided on the ferroelectric film; a stopper film that covers a top surface of the second electrode of the ferroelectric capacitor; a hydrogen barrier film that covers a top surface and a side surface of the stopper film and a side surface of the ferroelectric capacitor; an interlayer dielectric film that covers the hydrogen barrier film and the base substrate; a contact hole that penetrates the interlayer dielectric film, the hydrogen barrier film and the stopper film and exposes the second electrode; a barrier metal that covers the second electrode exposed in the contact hole and an inner wall surface of the contact hole and is composed of a conductive material having hydrogen barrier property; and a plug conductive section that is embedded in the contact hole and conductively connects to the barrier meType: GrantFiled: July 11, 2008Date of Patent: October 12, 2010Assignee: Seiko Epson CorporationInventor: Takafumi Noda
-
Patent number: 7812374Abstract: A semiconductor device includes a first MIS transistor on a first active region of a semiconductor substrate, the first MIS transistor including: a first gate insulating film provided on the first active region; a first gate electrode provided on the first gate insulating film; a first stressor insulating film provided on an upper face and side faces facing in a gate length direction of the first gate electrode such that first stress acts on a channel of the first MIS transistor in the gate length direction; and a first base insulating film provided on side faces of the first gate electrode facing in a gate width direction, wherein the side faces of the first gate electrode facing in the gate width direction are not covered with the first stressor insulating film.Type: GrantFiled: June 27, 2007Date of Patent: October 12, 2010Assignee: Panasonic CorporationInventors: Nobuyuki Tamura, Ken Suzuki, Katsuhiro Ootani