Patents Examined by Wael M. Fahmy
-
Patent number: 7786488Abstract: Nitride semiconductor wafers which are produced by epitaxially grown nitride films on a foreign undersubstrate in vapor phase have strong inner stress due to misfit between the nitride and the undersubstrate material. A GaN wafer which has made by piling GaN films upon a GaAs undersubstrate in vapor phase and eliminating the GaAs undersubstrate bends upward due to the inner stress owing to the misfit of lattice constants between GaN and GaAs.Type: GrantFiled: February 27, 2009Date of Patent: August 31, 2010Assignees: Sumitomo Electric Industries, Ltd., Sony CorporationInventors: Masahiro Nakayama, Naoki Matsumoto, Koshi Tamamura, Masao Ikeda
-
Patent number: 7786000Abstract: An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P.sup.? doped regions. Another N.sup.+ doped region, functioning as a bit line, is positioned adjacent and between the two P.sup.? doped regions on the substrate. An anti-fuse is defined over the N.sup.+ doped region. Two insulator regions are deposited over the two P.sup.? doped regions. An impurity doped polysilicon layer is defined over the two insulator regions and the anti-fuse. A polycide layer is defined over the impurity doped polysilicon layer. The polycide layer and the polysilicon layer function as a word line. A programmed region, i.e., a link, functioning as a diode, is formed on the anti-fuse after the anti-fuse OTP nonvolatile memory cell is programmed. The array structure of anti-fuse OTP nonvolatile memory cells and methods for programming, reading, and fabricating such a cell are also disclosed.Type: GrantFiled: September 10, 2009Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7786565Abstract: A semiconductor apparatus includes a semiconductor chip 61 including a power semiconductor device using a wide band gap semiconductor, base materials 62 and 63, first and second intermediate members 65 and 68a, a heat conducting member 66, a radiation fin 67, and an encapsulating material 68 for encapsulating the semiconductor chip 61, the first and second intermediate member 65 and 68a and the heat conducting member 66. The tips of the base materials 62 and 63 work respectively as external connection terminals 62a and 63a. The second intermediate member 68a is made of a material with lower heat conductivity than the first intermediate member 65, and a contact area with the semiconductor chip 61 is larger in the second intermediate member 68a than in the first intermediate member.Type: GrantFiled: September 6, 2004Date of Patent: August 31, 2010Assignee: Panasonic CorporationInventors: Makoto Kitabatake, Osamu Kusumoto, Masao Uchida, Kunimasa Takahashi, Kenya Yamashita
-
Patent number: 7777328Abstract: A substrate includes a inorganic material base board has a recess and at least one penetration hole provided around the recess, and a semiconductor device accommodated in the recess and including at least one electrode pad provided on a surface of the semiconductor device. A resin filling is provided in the at least one penetration hole and has at least one through-hole for electrically connecting a top surface and a back surface of the resin filling. An insulating layer covers the surfaces of the semiconductor device, the resin filling and the inorganic material base board and has a first opening corresponding to the at least one through-hole and a second opening corresponding to the at least one electrode pad. A conductive wiring is formed on a surface of the insulating layer for electrically connecting the at least one through-hole and the at least one electrode pad.Type: GrantFiled: July 25, 2008Date of Patent: August 17, 2010Assignee: Ibiden Co., Ltd.Inventor: Ryo Enomoto
-
Patent number: 7777228Abstract: An array substrate for a liquid crystal display device comprises a gate line on a substrate having a pixel region; a gate insulating layer on the gate line; a data line crossing the gate line to define the pixel region and formed on the gate insulating layer; a thin film transistor in the pixel region and connected to the gate line and the data line; a passivation layer on the thin film transistor and the data line and having a groove extending along boundary portion of the pixel region and exposing the gate insulating layer; and a pixel electrode in the pixel region and connected to the thin film transistor.Type: GrantFiled: June 27, 2007Date of Patent: August 17, 2010Assignee: LG Display Co., Ltd.Inventor: Ji-Hyun Jung
-
Patent number: 7768100Abstract: This invention is directed to improve the electrostatic discharge strength and the latch-up strength of the semiconductor integrated circuit. To achieve the certain level of stable quality of the semiconductor integrated circuit by eliminating the variety in the electrostatic discharge strength and the latch-up strength is also aimed. The first NPN type bipolar transistor 3 and the second NPN type bipolar transistor 4 in the electrostatic discharge protection cell EC 1 are surrounded by the isolation region 6 made of the P+ type semiconductor layer and electronically isolated from other elements. The width WB1 of the isolating region 6 is larger than the width WB2 of the isolation region 7 that separates the elements comprising the internal circuit 50 from each other. This configuration can efficiently improve the electrostatic discharge strength and the latch-up strength.Type: GrantFiled: May 12, 2008Date of Patent: August 3, 2010Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventor: Fuminori Hashimoto
-
Patent number: 7754534Abstract: A method of manufacturing a semiconductor device using a wiring substrate is provided which can facilitate the handling of the wiring substrate. The method includes the steps of forming a peelable resin layer on a silicon substrate, forming the wiring substrate on the peelable resin layer, mounting semiconductor chips on the wiring substrate, forming semiconductor devices by sealing the plurality of semiconductor chips by a sealing resin, individualizing the semiconductor devices by dicing the semiconductor devices from the sealing resin side but leaving the silicon substrate, peeling each of the individualized semiconductor devices from the silicon substrate between the silicon substrate and the peelable resin layer, and exposing terminals on the wiring substrate by forming openings through the peelable resin layer or by removing the peelable resin layer.Type: GrantFiled: April 21, 2008Date of Patent: July 13, 2010Assignee: Fujitsu Semiconductor LimitedInventors: Nobukatsu Saito, Masaharu Minamizawa, Yoshiyuki Yoneda, Nobutaka Shimizu, Kazuyuki Imamura, Atsushi Kikuchi, Tadahiro Okamoto, Eiji Watanabe
-
Patent number: 7508047Abstract: An electrostatic discharge (ESD) protected semiconductor device. The semiconductor device is formed as a monolithic structure. The monolithic structure includes a vertical cavity surface emitting laser (VCSEL) and a protection diode. The protection diode cathode is electrically coupled to the VCSEL anode and the protection diode anode is electrically coupled to the VCSEL cathode so as to provide ESD protection to the VCSEL.Type: GrantFiled: March 28, 2005Date of Patent: March 24, 2009Assignee: Finisar CorporationInventors: Jimmy A. Tatum, James K. Guenter, Jose Joaquin Aizpuru
-
Patent number: 7495318Abstract: The invention relates to an apparatus and method for improving AC coupling between adjacent signal traces and between plane splits and signals spanning plane splits on circuit boards. A circuit board includes adjacent conductive means and an oxide means interposed there between. The oxide means is a copper oxide, e.g., cupric or cuprous oxide. In one embodiment, the adjacent conductive means are adjacent voltage reference planes with a split interposed between the conductive means. The copper oxide fills the split. In another embodiment, the adjacent conductive means are differential signal traces. The copper oxide fills a gap between the differential signal traces. The copper oxide is a non-conductive material with an increased dielectric constant as compared to other common dielectric materials used as fillers. The increased dielectric constant increases capacitance, in turn, increasing AC coupling.Type: GrantFiled: May 2, 2005Date of Patent: February 24, 2009Assignee: Intel CorporationInventors: Weston Roth, Damion T. Searls, James D. Jackson
-
Patent number: 7271095Abstract: A process produces metallic interconnects and contact surfaces on electronic components using a copper-nickel-gold layer structure. The copper core of the interconnects and contact surfaces is deposited by electroplating by means of a first resist mask made from positive resist. The copper core of the interconnects and contact surfaces is surrounded by a nickel-gold layer by means of a second resist mask. The interconnects and contact surfaces are produced by means of two resist masks arranged one on top of the other, in such a way that the copper which forms the core of the interconnect is completely surrounded by the nickel-gold layer, which extends above the copper core, and an adjoining layer that extends beneath the copper core and comprises a diffusion barrier and seed layer.Type: GrantFiled: February 2, 2005Date of Patent: September 18, 2007Assignee: Infineon Technologies AGInventors: Axel Brintzinger, Octavio Trovarelli
-
Patent number: 7095059Abstract: The present invention provides a Group III nitride compound semiconductor device in which the amount of a current allowed to be applied on a p-type pad electrode can be increased. That is, in the Group III nitride compound semiconductor device according to the present invention, a portion of a translucent electrode coming in contact with a circumferential surface of the p-type pad electrode is formed as a thick port ion to thereby increase the area of contact between the circumferential surface and the translucent electrode to thereby increase the current allowed to be applied on the p-type pad electrode. In addition, the use of the thick portion prevents cracking from occuring between the translucent electrode and the circumferential surface of the pad electrode.Type: GrantFiled: May 6, 2001Date of Patent: August 22, 2006Assignee: Toyoda Gosei Co., Ltd.Inventors: Toshiya Uemura, Atsuo Hirano, Shigemi Horiuchi
-
Patent number: 6791139Abstract: A semiconductor memory has first and second active regions that have been defined in a semiconductor substrate and electrically isolated from each other. Over the first active region, a control gate electrode has been formed with a control gate insulating film interposed therebetween. A floating gate electrode has been formed adjacent to a side face of the control gate electrode with a capacitive insulating film interposed therebetween. A tunnel insulating film is interposed between the first active region and the floating gate electrode. A gate electrode has been formed over the second active region with a gate insulating film interposed therebetween. Source/drain regions have been defined in respective parts of the second active region beside the gate electrode. Only the source/drain regions and the gate electrode have their upper surface covered with a metal silicide film.Type: GrantFiled: February 14, 2003Date of Patent: September 14, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Fumihiko Noro, Seiki Ogura
-
Patent number: 6770941Abstract: The invention provides a method of producing a semiconductor device conforming to plural supply voltage specifications without increasing the chip size and the production cost, while the device achieves a high-speed performance. The method includes plural processes for forming plural types of MOS transistors supplied with different power supply voltages in correspondence with external power supply voltages, which are comprised of a first process common to the plural types of MOS transistors, a second process following the first process, which is different by each of the plural types of MOS transistors, and a third process following the second process, which is common to the plural types of MOS transistors.Type: GrantFiled: December 5, 2001Date of Patent: August 3, 2004Assignee: Renesas Technology CorporationInventors: Masao Shinozaki, Takashi Akioka, Kinya Mitsumoto
-
Patent number: 6723644Abstract: A method of manufacturing a semiconductor device is capable of preventing a dishing phenomenon from occurring without using dummy patterns. A plurality of conductive patterns are formed along the entire surface of a semiconductor substrate with an irregular pattern density. The conductive patterns have a first stopper layer at the top thereof. An interlayer insulating layer is formed on the conductive patterns. Next, a second stopper layer is formed on the interlayer insulating layer. An etching mask is formed on the second stopper layer so as to expose a first region having a conductive pattern density that is higher than that of another region(s). By using the etching mask, the second stopper layer and part of the interlayer insulating layer are etched at the first region.Type: GrantFiled: March 12, 2002Date of Patent: April 20, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-yup Kim, Sang-rok Hah
-
Patent number: 6717210Abstract: A trench gate type semiconductor device includes a first semiconductor layer having first and second main surfaces, a second semiconductor layer of a first conductivity type as formed on the first main surface of the first semiconductor layer, a third semiconductor layer of a second conductivity type as formed on the second semiconductor layer, a fourth semiconductor layer of the first conductivity type as formed at a surface of the third semiconductor layer, a gate electrode having a polycrystalline silicon layer being buried in a trench formed to a depth reaching the second semiconductor layer from a surface of the fourth semiconductor layer with a gate insulating film interposed therebetween and having an upper end portion protruding upwardly from a trench upper end opening while having its width greater than a width of the trench and a metal silicide film formed at an upper surface and side surfaces of the upper end portion of the polycrystalline silicon layer, a first main electrode in contact with bothType: GrantFiled: November 7, 2002Date of Patent: April 6, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Akio Takano, Takahiro Kawano
-
Patent number: 6713870Abstract: A wafer level chip-scale package comprises a chip including a plurality of metal pads individually formed on each of the bonding pads. In the same metal circuit layer where metal pads exist, bump pads are arranged in a matrix configuration, wherein almost all of them are electrically connected one by one to bonding pads through connection traces. Bump pad isolated by lacking connection trace has an extension portion of itself, and the resilient passivation layer does not overlay the bump pad and extension portion. There is a metal wire used to connect the extension portion of the bump pad with the corresponding metal pad, which is also not overlaid by the resilient passivation layer. Therefore, the metal wire can directly cross over other connection traces to achieve the electrical connection on a shorter route.Type: GrantFiled: March 4, 2003Date of Patent: March 30, 2004Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Jen-Kuang Fang
-
Patent number: 6710388Abstract: A ferroelectric transistor suitable as a memory element has a first gate intermediate layer and a first gate electrode disposed on the surface of a semiconductor substrate and disposed between source/drain regions. The first gate intermediate layer contains at least one ferroelectric layer. In addition to the first gate intermediate layer, a second gate intermediate layer and a second gate electrode are configured between the source/drain regions. The second gate intermediate layer contains a dielectric layer. The first gate electrode and the second gate electrode are connected to each other via a diode structure.Type: GrantFiled: March 7, 2001Date of Patent: March 23, 2004Assignee: Infineon Technologies AGInventors: Thomas Peter Haneder, Hans Reisinger, Reinhard Stengl, Harald Bachhofer, Hermann Wendt, Wolfgang Hönlein
-
Patent number: 6710420Abstract: In one aspect, the invention includes an isolation region forming method comprising: a) forming an oxide layer over a substrate; b) forming a nitride layer over the oxide layer, the nitride layer and oxide layer having a pattern of openings extending therethrough to expose portions of the underlying substrate; c) etching the exposed portions of the underlying substrate to form openings extending into the substrate; d) after etching the exposed portions of the underlying substrate, removing portions of the nitride layer while leaving some of the nitride layer remaining over the substrate; and e) after removing portions of the nitride layer, forming oxide within the openings in the substrate, the oxide within the openings forming at least portions of isolation regions.Type: GrantFiled: September 11, 2002Date of Patent: March 23, 2004Assignee: Micron Technology, Inc.Inventors: David L. Dickerson, Richard H. Lane, Charles H. Dennison, Kunal R. Parekh, Mark Fischer, John K. Zahurak
-
Patent number: 6706551Abstract: A method for the manufacturing of a Thin Film Inorganic Light Emitting Diode is disclosed. The device contains in one single layer or in a double layer a dispersion of zinc sulfide doped with a luminescent centre, and a water-compatible p-type semiconductive polymer, preferably a polythiophene/polymeric polyanion complex.Type: GrantFiled: January 24, 2002Date of Patent: March 16, 2004Assignee: Agfa-GevaertInventor: Hieronymus Andriessen
-
Patent number: 6559012Abstract: A method for manufacturing a semiconductor integrated circuit device including a first field effect transistor having a gate insulating film formed over a first element forming region of a main surface of a semiconductor substrate; and a second field effect transistor having a gate insulating film formed over a second element forming region of the main surface of the semiconductor substrate and made thinner than the gate insulating film of the first field effect transistor.Type: GrantFiled: September 25, 2001Date of Patent: May 6, 2003Assignee: Hitachi, Ltd.Inventors: Shoji Shukuri, Norio Suzuki, Yasuhiro Taniguchi