Patents Examined by Warren H Kilpatrick
-
Patent number: 9922885Abstract: Some embodiments include semiconductor devices having first transistors of a first channel type and having second transistors of a second channel type. The first transistors include a first gate electrode, a first nitrogen-doped gate dielectric layer and a first high-k material. The second transistors include a second gate electrode, a second nitrogen-doped gate dielectric layer and a second high-k material. The second nitrogen-doped gate dielectric layer is doped with nitrogen to a different peak concentration than the first nitrogen-doped gate dielectric layer. Some embodiments include methods of forming PMOS and NMOS transistors having nitrogen-doped gate dielectric material.Type: GrantFiled: November 30, 2016Date of Patent: March 20, 2018Assignee: Micron Technology, Inc.Inventor: Yoshikazu Moriwaki
-
Patent number: 9917015Abstract: Silicon fins are formed in a bulk silicon substrate and thereafter trench isolation regions are formed between each silicon fin. The silicon fins in nFET and pFET device regions are then recessed. A relaxed silicon germanium alloy fin portion is formed on a topmost surface of each recessed silicon fin portion or on exposed surface of the substrate. A compressively strained silicon germanium alloy fin portion is formed on each relaxed silicon germanium alloy fin portion within the pFET device region, and a strained silicon-containing fin portion is formed on each relaxed silicon germanium alloy fin portion within the nFET device region. Sidewall surfaces of each compressively strained silicon-containing germanium alloy fin portion and each tensile strained silicon-containing fin portion are then exposed. A functional gate structure is provided on the exposed sidewall surfaces of each compressively strained silicon-containing germanium alloy fin portion and each tensile strained silicon-containing fin portion.Type: GrantFiled: February 3, 2017Date of Patent: March 13, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9911659Abstract: Semiconductor devices and methods of fabricating the same are provided. The semiconductor devices may include gate electrodes on a substrate. A longitudinal direction of each of the gate electrodes may extend in a first direction, and ones of the gate electrodes may be arranged in the first direction. The semiconductor devices may also include first and second gate spacers extending in the first direction and on respective sidewalls of the ones of the gate electrodes. The first and second gate spacers may be spaced apart from each other in a second direction that is different from the first direction. The semiconductor devices may further include gate separation patterns, and ones of the gate separation patterns may be between two among the ones of the gate electrodes adjacent to each other in the first direction and between the first and second gate spacers.Type: GrantFiled: June 22, 2016Date of Patent: March 6, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chul Woong Lee, Hanseung Kwak, Youngmook Oh
-
Patent number: 9911741Abstract: Silicon fins are formed in a bulk silicon substrate and thereafter trench isolation regions are formed between each silicon fin. The silicon fins in nFET and pFET device regions are then recessed. A relaxed silicon germanium alloy fin portion is formed on a topmost surface of each recessed silicon fin portion or on exposed surface of the substrate. A compressively strained silicon germanium alloy fin portion is formed on each relaxed silicon germanium alloy fin portion within the pFET device region, and a strained silicon-containing fin portion is formed on each relaxed silicon germanium alloy fin portion within the nFET device region. Sidewall surfaces of each compressively strained silicon-containing germanium alloy fin portion and each tensile strained silicon-containing fin portion are then exposed. A functional gate structure is provided on the exposed sidewall surfaces of each compressively strained silicon-containing germanium alloy fin portion and each tensile strained silicon-containing fin portion.Type: GrantFiled: February 3, 2017Date of Patent: March 6, 2018Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9911793Abstract: A foldable display apparatus includes a flexible display panel and a case. The flexible display panel includes a protection film, and the case supports the flexible display panel.Type: GrantFiled: June 21, 2016Date of Patent: March 6, 2018Assignee: Samsung Display Co., Ltd.Inventors: Jaeseob Lee, Youngshin Pyo
-
Patent number: 9899408Abstract: A non-volatile memory device having a vertical structure includes: a first interlayer insulating layer on a substrate; a first gate electrode disposed on the first interlayer insulating layer; second interlayer insulating layers and second gate electrodes alternately stacked on the first gate electrode; an opening portion penetrating the first gate electrode, the second interlayer insulating layers, and the second gate electrodes and exposing the first interlayer insulating layer; a gate dielectric layer covering side walls and a bottom surface of the opening portion; and a channel region formed on the gate dielectric layer, and penetrating a bottom surface of the gate dielectric layer and the first interlayer insulating layer and thus electrically connected to the substrate, wherein a separation distance between side walls of the gate dielectric layer in a region which contacts the first gate electrode is greater than that in a region which contacts any one of the second gate electrodes.Type: GrantFiled: June 22, 2016Date of Patent: February 20, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Young-Hwan Son, Young-Woo Park, Jae-Duk Lee
-
Patent number: 9899393Abstract: Integrated circuit devices are provided. An integrated circuit device includes a substrate having first and second fin-shaped Field Effect Transistor (FinFET) bodies protruding from the substrate. The first and second FinFET bodies have different respective first and second shapes in a first region and a second region, respectively, of the integrated circuit device.Type: GrantFiled: December 15, 2015Date of Patent: February 20, 2018Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-yup Chung
-
Patent number: 9893141Abstract: A magnetic core includes a center section having a substantially uniform thickness, and an edge section connected to and surrounding the center section. The edge section includes a bottom portion and a top portion disposed on the bottom portion, in which the bottom portion has a gradual side surface since the top portion has a steep side surface. The profile of the magnetic core can be more rectangular thereby providing better inductor performance.Type: GrantFiled: February 26, 2015Date of Patent: February 13, 2018Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yen-Shuo Su, Chun-Tsung Kuo, Jiech-Fun Lu
-
Patent number: 9887329Abstract: A light emitting device (100) includes a base member (101), electrically conductive members (102a, 102b) disposed on the base member (101), a light emitting element (104) mounted on the electrically conductive members (102a, 102b), an insulating filler (114) covering at least a portion of surfaces of the electrically conductive members (102a, 102b) where the light emitting element (104) is not mounted, and a light transmissive member (108) covering the light emitting element (104).Type: GrantFiled: October 15, 2015Date of Patent: February 6, 2018Assignee: NICHIA CORPORATIONInventor: Motokazu Yamada
-
Patent number: 9887354Abstract: Provided are a memory device and a method of manufacturing the same. Memory cells of the memory device are formed separately from first electrode lines and second electrode lines, wherein the second electrode lines over the memory cells are formed by a damascene process, thereby avoiding complications associated with CMP being excessively or insufficiently performed on an insulation layer over the memory cells.Type: GrantFiled: October 18, 2016Date of Patent: February 6, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Ji-Hyun Jeong, Jin-Woo Lee, Gwan-Hyeob Koh, Dae-Hwan Kang
-
Patent number: 9882127Abstract: According to one embodiment, a nonvolatile resistance change element includes a first electrode, a second electrode, a semiconductor layer and a first layer. The first electrode includes at least one of Ag, Ni, Co, Al, Zn, Ti, and Cu. The semiconductor layer is sandwiched between the first and second electrodes. The first layer is provided between the second electrode and the semiconductor layer and contains an element included in the semiconductor layer and at least one of Ag, Ni, and Co.Type: GrantFiled: July 31, 2013Date of Patent: January 30, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Shosuke Fujii, Hidenori Miyagawa, Takashi Yamauchi
-
Patent number: 9881786Abstract: A method of forming a nanostructure comprises forming a directed self-assembly of nucleic acid structures on a patterned substrate. The patterned substrate comprises multiple regions. Each of the regions on the patterned substrate is specifically tailored for adsorption of specific nucleic acid structure in the directed self-assembly.Type: GrantFiled: April 2, 2015Date of Patent: January 30, 2018Assignee: Micron Technology, Inc.Inventors: Scott E. Sills, Gurtej S. Sandhu
-
Patent number: 9876106Abstract: A trench power transistor and a manufacturing method thereof are provided. The trench power transistor includes a substrate, an epitaxial layer, a trench gate structure, a body region, and a source region. The epitaxial layer disposed on the substrate has a trench formed therein. The trench gate structure disposed in the trench includes a bottom dielectric structure, a gate dielectric layer, and a gate. The bottom dielectric structure formed in a lower portion of the trench includes an insulating layer formed along a first inner wall of the lower portion of the trench defining a groove, and a non-conductive structure formed in the groove. The gate dielectric layer is formed along a second inner wall of an upper portion of the trench, and the gate is formed in the trench and connects the gate dielectric layer. The body region and the source region are formed in the epitaxial layer.Type: GrantFiled: June 22, 2016Date of Patent: January 23, 2018Assignee: SUPER GROUP SEMICONDUCTOR CO., LTD.Inventor: Hsiu-Wen Hsu
-
Patent number: 9859513Abstract: The present invention relates to atomically-thin channel materials with crystallographically uniform interfaces to atomically-thin commensurate graphene electrodes and/or nanoribbons separated by nanogaps that allow for nanoelectronics based on quantum transport effects and having significantly improved contact resistances.Type: GrantFiled: November 25, 2015Date of Patent: January 2, 2018Assignee: UNIVERSITY OF KENTUCKY RESEARCH FOUNDATIONInventors: Douglas Robert Strachan, David Patrick Hunley
-
Patent number: 9853063Abstract: Even when a light shielding film is provided between a transistor and a substrate, a threshold voltage of the transistor can be prevented or suppressed from being shifted. A display device includes light shielding films provided between a substrate and a semiconductor layer of a transistor including a gate electrode and the semiconductor layer. The semiconductor layer includes a source region and a drain region. Both of the light shielding films overlap the semiconductor layer when seen in a plan view, and are spaced apart from each other in a direction.Type: GrantFiled: June 22, 2016Date of Patent: December 26, 2017Assignee: Japan Display Inc.Inventors: Hiroyuki Abe, Takayuki Suzuki
-
Patent number: 9853127Abstract: A vertical fin field-effect-transistor and a method for fabricating the same. The vertical fin field-effect-transistor includes at least a substrate, a first source/drain layer, and a plurality of fins each disposed on and in contact with the first source/drain layer. Silicide regions are disposed within a portion of the first source/drain layer. A gate structure is in contact with the plurality of fins, and a second source/drain layer is disposed on the gate structure. The method includes forming silicide in a portion of a first source/drain layer. A first spacer layer is formed in contact with at least the silicide, the first source/drain layer and the plurality of fins. A gate structure is formed in contact with the plurality of fins and the first spacer layer. A second spacer layer is formed in contact with the gate structure and the plurality of fins.Type: GrantFiled: June 22, 2016Date of Patent: December 26, 2017Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Huiming Bu, Terence B. Hook, Fee Li Lie, Junli Wang
-
Patent number: 9852982Abstract: Device structures for an anti-fuse and methods for manufacturing device structures for an anti-fuse. The anti-fuse includes a first terminal comprised of a fin. The fin includes a section with an edge and inclined surfaces that intersect at the edge. The anti-fuse further includes a second terminal covering the edge and the inclined surfaces of the fin, and an isolation dielectric layer on the inclined surfaces and the edge of the fin. The second terminal is separated from the edge and inclined surfaces of the fin by the isolation dielectric layer. The edge and inclined surfaces on the firm may be formed by oxidizing an upper section of the fin in a trench to form an oxide layer, and then removing the oxide layer to expose the edge and inclined surfaces.Type: GrantFiled: June 22, 2016Date of Patent: December 26, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Chengwen Pei, Kangguo Cheng, Juntao Li, Geng Wang
-
Patent number: 9831253Abstract: A FinFET system comprises a first inverter comprising a first p-type pull-up transistor (PU) and a first n-type pull-down transistor (PD connected in series with the first PD, a second inverter cross-coupled to the first inverter comprising a second PU and a second PD connected in series with the second PD, a first pass-gate transistor, wherein the first pass-gate transistor is coupled between the first inverter and a first bit line, a second pass-gate transistor, wherein the second pass-gate transistor is coupled between the second inverter and a second bit line, a first dummy transistor coupled to a first common node of the first PU and the first PD and a second dummy transistor coupled to a second common node of the second PU and the second PD.Type: GrantFiled: November 21, 2016Date of Patent: November 28, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jhon-Jhy Liaw
-
Patent number: 9831426Abstract: Provided are a conductive bridging random access memory (CBRAM) device and a manufacturing method thereof. The CBRAM device includes a first electrode, a semiconductor oxide electrolyte layer formed on the first electrode and including a plurality of metal vacancies, a second electrode formed on the semiconductor oxide electrolyte layer, wherein when a positive voltage is applied to the second electrode, cations are reduced to the metal vacancies in the semiconductor oxide electrolyte layer to form a metal bridge.Type: GrantFiled: May 12, 2015Date of Patent: November 28, 2017Assignee: IUCF-HYUInventor: Jea Gun Park
-
Patent number: 9825200Abstract: A micro-light-emitting diode (micro-LED) device includes a first semiconductor layer, an active layer, and a second semiconductor layer. The first semiconductor layer includes a first bottom surface. The active layer is disposed on the first semiconductor layer. The second semiconductor layer disposed on the active layer includes a second bottom surface. A surface of the second semiconductor layer opposite to the active layer is a light-exiting surface of the micro-LED device. The second semiconductor layer has different thicknesses, in which a minimum thickness of the second semiconductor layer is located at an edge or at least one side of the second semiconductor layer. Vertical-projection zones of the first semiconductor layer, the active layer, and the second semiconductor layer on the first bottom surface are substantially the same.Type: GrantFiled: March 4, 2016Date of Patent: November 21, 2017Assignee: AU OPTRONICS CORPORATIONInventors: Tsung-Yi Lin, Cheng-Chieh Chang