Patents by Inventor Akihiro Horibe
Akihiro Horibe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10133003Abstract: A method of fabricating a polymer waveguide (PWG) is presented. The method includes preparing a polymer waveguide (PWG) sheet having a surface with partially exposed cores and partially exposed cladding, the cladding covering the cores and preparing a first dicing tape, the first dicing tape being an ultraviolet (UV) cut type dicing tape defining separation lines on a back side thereof. The method further includes placing the partially exposed cores of the PWG sheet on the first dicing tape to prevent the surface of the PWG sheet from atmospheric contaminations and placing a tape side of the first dicing tape attached to the PWG sheet on a second dicing tape.Type: GrantFiled: December 5, 2017Date of Patent: November 20, 2018Assignee: International Business Machines CorporationInventors: Akihiro Horibe, Hidetoshi Numata
-
Patent number: 10107966Abstract: A method of fabricating a polymer waveguide (PWG) is presented. The method includes preparing a polymer waveguide (PWG) sheet having a surface with partially exposed cores and partially exposed cladding, the cladding covering the cores and preparing a first dicing tape, the first dicing tape being an ultraviolet (UV) cut type dicing tape defining separation lines on a back side thereof. The method further includes placing the partially exposed cores of the PWG sheet on the first dicing tape to prevent the surface of the PWG sheet from atmospheric contaminations and placing a tape side of the first dicing tape attached to the PWG sheet on a second dicing tape.Type: GrantFiled: September 6, 2017Date of Patent: October 23, 2018Assignee: International Business Machines CorporationInventors: Akihiro Horibe, Hidetoshi Numata
-
Publication number: 20180294214Abstract: A via structure for electric connection is disclosed. The via structure includes a substrate that has a first surface and a via hole opened to the first surface. The via structure includes also a stress buffer layer disposed on the first surface of the substrate, which has an opening aligned to the via hole of the substrate. The via structure further includes a conductive body formed in the via hole of the substrate at least up to the level of the first surface of the substrate. In the via structure, the stress buffer layer receives the conductive body extending into the opening over the level of the first surface of the substrate and/or covers, at least in part, the edge of the first surface around the via hole of the substrate.Type: ApplicationFiled: December 21, 2017Publication date: October 11, 2018Inventors: Toyohiro Aoki, Takashi Hisada, Akihiro Horibe, Sayuri Hada, Eiji I. Nakamura, Kuniaki Sueoka
-
Publication number: 20180294213Abstract: A via structure for electric connection is disclosed. The via structure includes a substrate that has a first surface and a via hole opened to the first surface. The via structure includes also a stress buffer layer disposed on the first surface of the substrate, which has an opening aligned to the via hole of the substrate. The via structure further includes a conductive body formed in the via hole of the substrate at least up to the level of the first surface of the substrate. In the via structure, the stress buffer layer receives the conductive body extending into the opening over the level of the first surface of the substrate and/or covers, at least in part, the edge of the first surface around the via hole of the substrate.Type: ApplicationFiled: April 6, 2017Publication date: October 11, 2018Inventors: Toyohiro Aoki, Takashi Hisada, Akihiro Horibe, Sayuri Hada, Eiji I. Nakamura, Kuniaki Sueoka
-
Patent number: 10074583Abstract: There is provided a circuit module where a sufficient amount of underfill resin may be supplied to corner portions of a semiconductor chip. A circuit module includes a circuit board provided with a plurality of electrode pads on a surface of the board, a semiconductor chip arranged on the board, the chip including a surface and a back surface, where each of a plurality of solder bumps and provided on the back surface is solder joined to a corresponding one of the plurality of electrode pads, and an underfill provided between the surface of the board and the back surface of the chip. Furthermore, the chip includes an eaves portion of a predetermined thickness at an outer periphery of the surface, and the underfill forms a fillet extending from a bottom surface of the eaves portion to the surface of the board along a side wall of the chip.Type: GrantFiled: October 30, 2015Date of Patent: September 11, 2018Assignee: International Business Machines CorporationInventors: Akihiro Horibe, Sayuri Hada, Kuniaki Sueoka
-
Publication number: 20180218952Abstract: A chip pickup system is provided. The chip pickup system includes a detector for detecting a position of an irregular semiconductor chip on a holder. The holder holding plural semiconductor chips in predetermined positions on the holder. The irregular semiconductor chip is out of the predetermined positions. The system further includes a pickup tool for picking up the irregular semiconductor chip at least on the basis of information on the position of the irregular semiconductor chip detected by the detector.Type: ApplicationFiled: January 27, 2017Publication date: August 2, 2018Inventors: Akihiro Horibe, Kuniaki Sueoka
-
Publication number: 20180096877Abstract: Methods of bonding chips to a substrate and transfer wafers used for such bonding include bonding chips to a first support wafer by a first adhesive layer. The chips are bonded to a second support wafer by a second adhesive layer. Regions of the first adhesive layer are selectively weakened to decrease an adhesive strength in weakened regions. The weakened regions correspond to a subset of chips. The second support wafer is separated from the first wafer, such that the subset of chips in the weakened regions debond from the first support wafer. The subset of chips are bonded to a target substrate.Type: ApplicationFiled: September 5, 2017Publication date: April 5, 2018Inventor: Akihiro Horibe
-
Publication number: 20180083304Abstract: A method for fabricating a stacked battery structure. The method includes preparing a plurality of battery layers separately, wherein each battery layer includes a substrate, a film battery element fabricated on the substrate and an insulator formed over the film battery element. The insulator has a flat top surface and the film battery element includes a current collector. The method also includes stacking the plurality of battery layers, wherein the insulator of a first battery layer of the plurality of battery layers bonds to the substrate of a second battery layer of the plurality of battery layers by the flat top surface. The method further includes forming a conductive path within the plurality of battery layers, wherein the conductive path connects with at least one of the current collectors of the plurality of battery layers.Type: ApplicationFiled: September 19, 2016Publication date: March 22, 2018Inventors: Akihiro Horibe, Kuniaki Sueoka
-
Publication number: 20180076162Abstract: Highly reliable chip mounting is accomplished by using a substrate having such a shape that a stress exerted on a flip-chip-connected chip can be reduced, so that the stress exerted on the chip is reduced and separation of an interlayer insulating layer having a low dielectric constant (low-k) is minimized. Specifically, in a chip mounting structure, a chip including an interlayer insulating layer having a low dielectric constant (low-k) is flip-chip connected to a substrate via bumps is shown. In the chip mounting structure, the substrate has such a shape that a mechanical stress exerted on the interlayer insulating layer at corner portions of the chip due to a thermal stress is reduced, the thermal stress occurring due to a difference in coefficient of thermal expansion between the chip and the substrate.Type: ApplicationFiled: November 6, 2017Publication date: March 15, 2018Inventors: Akihiro HORIBE, Keiji MATSUMOTO, Keishi OKAMOTO, Kazushige TORIYAMA
-
Patent number: 9893031Abstract: Highly reliable chip mounting is accomplished by using a substrate having such a shape that a stress exerted on a flip-chip-connected chip can be reduced, so that the stress exerted on the chip is reduced and separation of an interlayer insulating layer having a low dielectric constant (low-k) is minimized. Specifically, in a chip mounting structure, a chip including an interlayer insulating layer having a low dielectric constant (low-k) is flip-chip connected to a substrate via bumps is shown. In the chip mounting structure, the substrate has such a shape that a mechanical stress exerted on the interlayer insulating layer at corner portions of the chip due to a thermal stress is reduced, the thermal stress occurring due to a difference in coefficient of thermal expansion between the chip and the substrate.Type: GrantFiled: September 2, 2016Date of Patent: February 13, 2018Assignee: International Business Machines CorporationInventors: Akihiro Horibe, Keiji Matsumoto, Keishi Okamoto, Kazushige Toriyama
-
Patent number: 9887119Abstract: Methods of bonding chips to a substrate and transfer wafers used for such bonding include bonding chips to a first support wafer by a first adhesive layer. The chips are bonded to a second support wafer by a second adhesive layer. Regions of the first adhesive layer are selectively weakened to decrease an adhesive strength in weakened regions. The weakened regions correspond to a subset of chips. The second support wafer is separated from the first wafer, such that the subset of chips in the weakened regions debond from the first support wafer. The subset of chips are bonded to a target substrate.Type: GrantFiled: September 30, 2016Date of Patent: February 6, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Akihiro Horibe
-
Publication number: 20170338152Abstract: A method for filling a through hole with solder includes mounting a substrate having a through hole formed therein on a permeable barrier layer having pores that enable gas to flow through the permeable barrier. A solder source is positioned over the through hole. Molten solder is delivered in the through hole with a positive pressure from the solder source such that gas in the through holes passes the permeable barrier while the molten solder remains in the through hole.Type: ApplicationFiled: August 7, 2017Publication date: November 23, 2017Inventors: Toyohiro Aoki, Akihiro Horibe, Kuniaki Sueoka, Kazushige Toriyama
-
Publication number: 20170263498Abstract: A method for filling a through hole with solder includes mounting a substrate having a through hole formed therein on a permeable barrier layer having pores that enable gas to flow through the permeable barrier. A solder source is positioned over the through hole. Molten solder is delivered in the through hole with a positive pressure from the solder source such that gas in the through holes passes the permeable barrier while the molten solder remains in the through hole.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventors: Toyohiro Aoki, Akihiro Horibe, Kuniaki Sueoka, Kazushige Toriyama
-
Patent number: 9721812Abstract: A method for fabricating an optical multi-chip module (MCM) includes temporarily curing an underfill material on a chip including an optical device to prevent flow of the underfill material. The chip is flip-chip mounted on a waveguide module having a mirror for directing light to or from the chip, wherein the underfill material is disposed between the chip and the waveguide module. The underfill material is cured to adhere the chip to the waveguide module.Type: GrantFiled: November 20, 2015Date of Patent: August 1, 2017Assignee: International Business Machines CorporationInventors: Akihiro Horibe, Masao Tokunari
-
Publication number: 20170148646Abstract: A method for fabricating an optical multi-chip module (MCM) includes temporarily curing an underfill material on a chip including an optical device to prevent flow of the underfill material. The chip is flip-chip mounted on a waveguide module having a minor for directing light to or from the chip, wherein the underfill material is disposed between the chip and the waveguide module. The underfill material is cured to adhere the chip to the waveguide module.Type: ApplicationFiled: November 20, 2015Publication date: May 25, 2017Inventors: Akihiro Horibe, Masao Tokunari
-
Publication number: 20170146741Abstract: A method for fabricating an optical multi-chip module (MCM) includes temporarily curing an underfill material on a chip including an optical device to prevent flow of the underfill material. The chip is flip-chip mounted on a waveguide module having a mirror for directing light to or from the chip, wherein the underfill material is disposed between the chip and the waveguide module. The underfill material is cured to adhere the chip to the waveguide module.Type: ApplicationFiled: October 6, 2016Publication date: May 25, 2017Inventors: Akihiro Horibe, Masao Tokunari
-
Publication number: 20170120361Abstract: Forming a solder joint between metal layers by preparing a structure having solder material placed between two metal layers and heating the structure to grow an intermetallic compound in a space between the two metal layers. Growing the intermetallic compound includes setting a first surface, in contact with the solder material between the two metal layers, to a first temperature, thereby enabling growth of the intermetallic compound; setting a second surface, in contact with the solder material between the two metal layers, to a second temperature, wherein the second temperature is higher than the first temperature; and maintaining a temperature gradient (temperature/unit thickness) between the two metal layers at a predetermined value or higher until the intermetallic compound substantially fills the space between the two metal layers.Type: ApplicationFiled: January 10, 2017Publication date: May 4, 2017Inventors: Toyohiro Aoki, Akihiro Horibe, Hiroyuki Mori, Yasumitsu Orii, Kazushige Toriyama, Ting-Li Yang
-
Patent number: 9586281Abstract: Forming a solder joint between metal layers by preparing a structure having solder material placed between two metal layers and heating the structure to grow an intermetallic compound in a space between the two metal layers. Growing the intermetallic compound includes setting a first surface, in contact with the solder material between the two metal layers, to a first temperature, thereby enabling growth of the intermetallic compound; setting a second surface, in contact with the solder material between the two metal layers, to a second temperature, wherein the second temperature is higher than the first temperature; and maintaining a temperature gradient (temperature/unit thickness) between the two metal layers at a predetermined value or higher until the intermetallic compound substantially fills the space between the two metal layers.Type: GrantFiled: August 21, 2015Date of Patent: March 7, 2017Assignee: International Business Machines CorporationInventors: Toyohiro Aoki, Akihiro Horibe, Hiroyuki Mori, Yasumitsu Orii, Kazushige Toriyama, Ting-Li Yang
-
Patent number: 9568405Abstract: The present invention includes the following steps: setting the thickness of an interposer to an initial value; determining the axial force of the interposer and the radius of curvature of the warpage caused by the difference in the thermal expansion coefficients of the supporting substrate, the joined layer and the interposer at the set thickness; determining the absolute value of the stress on the chip-connecting surface of the interposer from the stress due to the axial force of the interposer and the stress due to the warpage using the determined axial force and the radius of curvature; determining whether or not the absolute value of the stress is within a tolerance; changing the thickness of the interposer by a predetermined value; and confirming the set thickness as the thickness of the interposer when the determined absolute value of the stress is within the tolerance.Type: GrantFiled: November 26, 2014Date of Patent: February 14, 2017Assignee: International Business Machines CorporationInventors: Sayuri Hada, Akihiro Horibe, Keiji Matsumoto
-
Publication number: 20170005053Abstract: Highly reliable chip mounting is accomplished by using a substrate having such a shape that a stress exerted on a flip-chip-connected chip can be reduced, so that the stress exerted on the chip is reduced and separation of an interlayer insulating layer having a low dielectric constant (low-k) is minimized. Specifically, in a chip mounting structure, a chip including an interlayer insulating layer having a low dielectric constant (low-k) is flip-chip connected to a substrate via bumps is shown. In the chip mounting structure, the substrate has such a shape that a mechanical stress exerted on the interlayer insulating layer at corner portions of the chip due to a thermal stress is reduced, the thermal stress occurring due to a difference in coefficient of thermal expansion between the chip and the substrate.Type: ApplicationFiled: September 2, 2016Publication date: January 5, 2017Inventors: Akihiro HORIBE, Keiji MATSUMOTO, Keishi OKAMOTO, Kazushige TORIYAMA