Patents by Inventor Brian W. Huber
Brian W. Huber has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240087621Abstract: A memory device includes a command interface configured to receive write commands from a host device. Additionally, the memory device includes an input buffer configured to buffer a strobe signal from the host device. Furthermore, the memory device includes a first ripple counter and a second ripple counter. The memory device includes command handling circuitry configured to alternatingly start the first ripple counter and the second ripple counter in response to consecutive write commands. The command handling circuitry and/or the first and second ripple counters are configured to suppress a reset of the input buffer if either the first ripple counter or the second ripple counter has not reached a threshold and is still counting.Type: ApplicationFiled: September 8, 2022Publication date: March 14, 2024Inventors: Brian W. Huber, Scott E. Smith, Gary L. Howe
-
Patent number: 11881251Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to provide row clear features. In some embodiments, the memory device may receive a command from a host device directed to a row of a memory array included in the memory device. The memory device may determine that the command is directed to two or more columns associated with the row, where each column is coupled with a group of memory cells. The memory device may activate the row to write the two or more columns using a set of predetermined data stored in a register of the memory device. Subsequently, the memory device may deactivate the word line based on writing the set of predetermined data to the two or more columns.Type: GrantFiled: August 4, 2022Date of Patent: January 23, 2024Inventors: Miles S. Wiscombe, Scott E. Smith, Gary L. Howe, Brian W. Huber, Tony M. Brewer
-
Publication number: 20230120654Abstract: Methods, systems, and devices for voltage adjustment based on, for example, pending refresh operations are described. A memory device may periodically perform refresh operations to refresh volatile memory cells and may at times postpone performing one or more refresh operations. A memory device may determine a quantity of pending (e.g., postponed) refresh operations, such as by determining a quantity of refresh intervals that have elapsed without receiving or executing a refresh command, among other methods. A memory device may pre-emptively adjust (or cause to be adjusted) a supply voltage associated with the memory device or memory device component based on the quantity of pending refresh operations to prepare for the current demand associated with the performing the one or more pending refresh operations. For example, the memory device may increase a supply voltage associated with one or more components to prepare for performing multiple pending refresh operations.Type: ApplicationFiled: December 19, 2022Publication date: April 20, 2023Inventors: Timothy M. Hollis, James S. Rehmeyer, Baekkyu Choi, Yogesh Sharma, Eric J. Stave, Brian W. Huber, Miles S. Wiscombe
-
Patent number: 11568913Abstract: Methods, systems, and devices for voltage adjustment based on, for example, pending refresh operations are described. A memory device may periodically perform refresh operations to refresh volatile memory cells and may at times postpone performing one or more refresh operations. A memory device may determine a quantity of pending (e.g., postponed) refresh operations, such as by determining a quantity of refresh intervals that have elapsed without receiving or executing a refresh command, among other methods. A memory device may pre-emptively adjust (or cause to be adjusted) a supply voltage associated with the memory device or memory device component based on the quantity of pending refresh operations to prepare for the current demand associated with the performing the one or more pending refresh operations. For example, the memory device may increase a supply voltage associated with one or more components to prepare for performing multiple pending refresh operations.Type: GrantFiled: February 1, 2021Date of Patent: January 31, 2023Assignee: Micron Technology, Inc.Inventors: Timothy M. Hollis, James S. Rehmeyer, Baekkyu Choi, Yogesh Sharma, Eric J. Stave, Brian W. Huber, Miles S. Wiscombe
-
Publication number: 20220375507Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to provide row clear features. In some embodiments, the memory device may receive a command from a host device directed to a row of a memory array included in the memory device. The memory device may determine that the command is directed to two or more columns associated with the row, where each column is coupled with a group of memory cells. The memory device may activate the row to write the two or more columns using a set of predetermined data stored in a register of the memory device. Subsequently, the memory device may deactivate the word line based on writing the set of predetermined data to the two or more columns.Type: ApplicationFiled: August 4, 2022Publication date: November 24, 2022Inventors: Miles S. Wiscombe, Scott E. Smith, Gary L. Howe, Brian W. Huber, Tony M. Brewer
-
Patent number: 11430504Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to provide row clear features. In some embodiments, the memory device may receive a command from a host device directed to a row of a memory array included in the memory device. The memory device may determine that the command is directed to two or more columns associated with the row, where each column is coupled with a group of memory cells. The memory device may activate the row to write the two or more columns using a set of predetermined data stored in a register of the memory device. Subsequently, the memory device may deactivate the word line based on writing the set of predetermined data to the two or more columns.Type: GrantFiled: August 27, 2020Date of Patent: August 30, 2022Assignee: Micron Technology, Inc.Inventors: Miles S. Wiscombe, Scott E. Smith, Gary L. Howe, Brian W. Huber, Tony M. Brewer
-
Publication number: 20220068349Abstract: Memory devices, systems including memory devices, and methods of operating memory devices are described, in which memory devices are configured to provide row clear features. In some embodiments, the memory device may receive a command from a host device directed to a row of a memory array included in the memory device. The memory device may determine that the command is directed to two or more columns associated with the row, where each column is coupled with a group of memory cells. The memory device may activate the row to write the two or more columns using a set of predetermined data stored in a register of the memory device. Subsequently, the memory device may deactivate the word line based on writing the set of predetermined data to the two or more columns.Type: ApplicationFiled: August 27, 2020Publication date: March 3, 2022Inventors: Miles S. Wiscombe, Scott E. Smith, Gary L. Howe, Brian W. Huber, Tony M. Brewer
-
Patent number: 11183980Abstract: Techniques described herein are related to spread amplifier having a differential amplifier spread (DAS) configured to receive a pair of input signals and to provide a plurality of graded outputs each having different output levels. The spread amplifier further includes a final driver stage having a plurality of final drivers, wherein each of the final drivers is configured to receive a respective one of the plurality of graded outputs. The spread amplifier may be used for the regulation of various voltages such as VDQS and VARY.Type: GrantFiled: July 10, 2020Date of Patent: November 23, 2021Assignee: Micron Technology, Inc.Inventor: Brian W. Huber
-
Publication number: 20210241810Abstract: Methods, systems, and devices for voltage adjustment based on, for example, pending refresh operations are described. A memory device may periodically perform refresh operations to refresh volatile memory cells and may at times postpone performing one or more refresh operations. A memory device may determine a quantity of pending (e.g., postponed) refresh operations, such as by determining a quantity of refresh intervals that have elapsed without receiving or executing a refresh command, among other methods. A memory device may pre-emptively adjust (or cause to be adjusted) a supply voltage associated with the memory device or memory device component based on the quantity of pending refresh operations to prepare for the current demand associated with the performing the one or more pending refresh operations. For example, the memory device may increase a supply voltage associated with one or more components to prepare for performing multiple pending refresh operations.Type: ApplicationFiled: February 1, 2021Publication date: August 5, 2021Inventors: Timothy M. Hollis, James S. Rehmeyer, Baekkyu Choi, Yogesh Sharma, Eric J. Stave, Brian W. Huber, Miles S. Wiscombe
-
Patent number: 9196321Abstract: Apparatuses and methods are disclosed herein, including those, performed by a memory die, that operate to detect that a command on a bus connected to the memory die is addressed to another memory die responsive to a chip select signal, and to change the impedance of an on-die termination circuit of the memory die responsive to the detecting.Type: GrantFiled: October 3, 2013Date of Patent: November 24, 2015Assignee: Micron Technology, Inc.Inventors: Brian W. Huber, Vijay Vankayala, Brian Gross, Gary Howe, Roy E. Greeff
-
Publication number: 20150098285Abstract: Apparatuses and methods are disclosed herein, including those, performed by a memory die, that operate to detect that a command on a bus connected to the memory die is addressed to another memory die responsive to a chip select signal, and to change the impedance of an on-die termination circuit of the memory die responsive to the detecting.Type: ApplicationFiled: October 3, 2013Publication date: April 9, 2015Applicant: Micron Technology, Inc.Inventors: Brian W. Huber, Vijay Vankayala, Brian Gross, Gary Howe, Roy E. Greeff
-
Patent number: 8379469Abstract: Some embodiments include apparatus and methods having a memory cell included in a device, a control line configured to receive a control signal to access the memory cell, and a first line configured to transfer information to and from the memory cell. The control signal has a first level during a first time interval and a second level during a second time interval of a memory operation. The apparatus and methods also include a module configured to reduce difference between a value of a voltage on the second line and a value of a voltage on a node of the device during a first time portion of the second time interval. Additional apparatus and methods are disclosed.Type: GrantFiled: January 30, 2012Date of Patent: February 19, 2013Assignee: Micron Technology, Inc.Inventors: Brian W. Huber, Jason M. Brown
-
Publication number: 20120127808Abstract: Some embodiments include apparatus and methods having a memory cell included in a device, a control line configured to receive a control signal to access the memory cell, and a first line configured to transfer information to and from the memory cell. The control signal has a first level during a first time interval and a second level during a second time interval of a memory operation. The apparatus and methods also include a module configured to reduce difference between a value of a voltage on the second line and a value of a voltage on a node of the device during a first time portion of the second time interval. Additional apparatus and methods are disclosed.Type: ApplicationFiled: January 30, 2012Publication date: May 24, 2012Inventors: Brian W. Huber, Jason M. Brown
-
Patent number: 8107305Abstract: Some embodiments include apparatus and methods having a memory cell included in a device, a control line configured to receive a control signal to access the memory cell, and a first line configured to transfer information to and from the memory cell. The control signal has a first level during a first time interval and a second level during a second time interval of a memory operation. The apparatus and methods also include a module configured to reduce difference between a value of a voltage on the second line and a value of a voltage on a node of the device during a first time portion of the second time interval. Additional apparatus and methods are disclosed.Type: GrantFiled: June 25, 2009Date of Patent: January 31, 2012Assignee: Micron Technology, Inc.Inventors: Brian W. Huber, Jason M. Brown
-
Publication number: 20100329046Abstract: Some embodiments include apparatus and methods having a memory cell included in a device, a control line configured to receive a control signal to access the memory cell, and a first line configured to transfer information to and from the memory cell. The control signal has a first level during a first time interval and a second level during a second time interval of a memory operation. The apparatus and methods also include a module configured to reduce difference between a value of a voltage on the second line and a value of a voltage on a node of the device during a first time portion of the second time interval. Additional apparatus and methods are disclosed.Type: ApplicationFiled: June 25, 2009Publication date: December 30, 2010Inventors: Brian W. Huber, Jason M. Brown
-
Patent number: 7529318Abstract: A circuit and method reduces noise signals coupled to a reference voltage used by a digital differential input receiver having an input that is coupled to an input/output terminal. The circuit and method selectively isolates the reference voltage from the input/output terminal to which output signals are selectively applied. The isolation occurs responsive to detecting that an output signal is being applied to the input/output terminal so that transitions of the output signal are not coupled through the input receiver to generate noise in the reference voltage. In one embodiment, the isolation is provided by placing an isolation circuit between the input receiver and either the input/output terminal or a source of the reference voltage. In another embodiment, the isolation is provided by selectively biasing the input receiver so that coupling of output signal transitions through the input receiver is substantially reduced.Type: GrantFiled: November 10, 2005Date of Patent: May 5, 2009Assignee: Micron Technology, Inc.Inventor: Brian W. Huber
-
Patent number: 7253464Abstract: Depletion-mode ferroelectric transistors are adapted for use as non-volatile memory cells for memory devices and electronic systems. Various embodiments are described having a diode interposed between the bit line and a source/drain region of the transistor for added margin against read disturb.Type: GrantFiled: September 21, 2006Date of Patent: August 7, 2007Assignee: Micron Technology, Inc.Inventors: Craig T. Salling, Brian W. Huber
-
Patent number: 7199413Abstract: Depletion-mode ferroelectric transistors are adapted for use as non-volatile memory cells for memory devices and electronic systems. Various embodiments are described having a diode interposed between the bit line and a source/drain region of the transistor for added margin against read disturb.Type: GrantFiled: April 4, 2005Date of Patent: April 3, 2007Assignee: Micron Technology, Inc.Inventors: Craig T. Salling, Brian W. Huber
-
Patent number: 7139203Abstract: A method and apparatus provide unbalanced output drive capability, for example, to correct for output skews in subsequent output stages. In one aspect, a pre-driver or the like provides unbalanced output drive capability. The pre-driver is comprised of first and second data paths having a plurality of transistor output stages and a plurality of switches for controlling the conductivity of the plurality of output stages in response to the level of conductivity of a subsequent driver output stage. A method of correcting output skews in a subsequent amplification stage is also provided. In another aspect, a portion of a data path, a memory device, and a computer system all have a pre-driver with pre-driver output transistors responsive to signals indicative of the strength of output drive transistors.Type: GrantFiled: October 3, 2003Date of Patent: November 21, 2006Assignee: Micron Technology, Inc.Inventor: Brian W. Huber
-
Patent number: 7016250Abstract: A method of boosting the voltage supplied to an output pad driver through a bus connected to a voltage regulator. The method comprises momentarily connecting the bus directly to a voltage source and temporarily enabling the voltage regulator to source additional current to an output terminal thereof. A method of boosting the gate voltages for transistors controlling the voltage appearing on output pads of a solid state memory device, the gate voltages supplied by a voltage regulator through an output bus. The method comprises periodically determining the demand for gate voltage and, when the demand is high, momentarily connecting each line of the bus to a voltage source, and temporarily enabling the voltage regulator to source additional current to an output terminal thereof.Type: GrantFiled: October 3, 2003Date of Patent: March 21, 2006Assignee: Micron Technology, Inc.Inventor: Brian W. Huber