Patents by Inventor Cheng-Chih Wang
Cheng-Chih Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11937932Abstract: An acute kidney injury predicting system and a method thereof are proposed. A processor reads the data to be tested, the detection data, the machine learning algorithm and the risk probability comparison table from a main memory. The processor trains the detection data according to the machine learning algorithm to generate an acute kidney injury prediction model, and inputs the data to be tested into the acute kidney injury prediction model to generate an acute kidney injury characteristic risk probability and a data sequence table. The data sequence table lists the data to be tested in sequence according to a proportion of each of the data to be tested in the acute kidney injury characteristics. The processor selects one of the medical treatment data from the risk probability comparison table according to the acute kidney injury characteristic risk probability.Type: GrantFiled: July 8, 2022Date of Patent: March 26, 2024Assignees: TAICHUNG VETERANS GENERAL HOSPITAL, TUNGHAI UNIVERSITYInventors: Chieh-Liang Wu, Chun-Te Huang, Cheng-Hsu Chen, Tsai-Jung Wang, Kai-Chih Pai, Chun-Ming Lai, Min-Shian Wang, Ruey-Kai Sheu, Lun-Chi Chen, Yan-Nan Lin, Chien-Lun Liao, Ta-Chun Hung, Chien-Chung Huang, Chia-Tien Hsu, Shang-Feng Tsai
-
Patent number: 11935795Abstract: Disclosed is a method for forming a crystalline protective polysilicon layer which does not create defective voids during subsequent processes so as to provide effective protection to devices underneath. In one embodiment, a method for forming a semiconductor device, includes: depositing a protective coating on a first polysilicon layer; forming an epitaxial layer on the protective coating; and depositing a second polysilicon layer over the epitaxial layer, wherein the protective coating comprises a third polysilicon layer, wherein the third polysilicon layer is deposited at a first temperature in a range of 600-700 degree Celsius, and wherein the third polysilicon layer in the protect coating is configured to protect the first polysilicon layer when the second polysilicon layer is etched.Type: GrantFiled: July 28, 2022Date of Patent: March 19, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng-Hung Wang, Tsung-Lin Lee, Wen-Chih Chiang, Kuan-Jung Chen
-
Publication number: 20240068754Abstract: A heat dissipation module used for an electronic device is provided. The electronic device has a heat source. The heat dissipation module includes an evaporator, a plurality of heat conducting components, a pipe connected to the evaporator to form a loop, and a working fluid filled in the loop. An exterior of the evaporator has a heat conducting zone thermally contacted with the heat source to absorb heat generated from the heat source. The heat conducting components are disposed in the evaporator, located at an interior of the evaporator corresponding to the heat conducting zone. The heat conducting components are in pillar shape or rib shape respectively. The working fluid in liquid passes through the evaporator, absorbs heat, and is transformed into vapor to flow out of the evaporator. Each of the heat conducting components in rib shape is oriented in a flow direction of the working fluid.Type: ApplicationFiled: November 9, 2023Publication date: February 29, 2024Applicant: Acer IncorporatedInventors: Yung-Chih Wang, Jau-Han Ke, Wen-Neng Liao, Cheng-Wen Hsieh
-
Patent number: 11875181Abstract: A management controller is coupled to a plurality of external devices. The management controller includes a control circuit and a transmission circuit. The control circuit generates a control signal according to a first counting value and a second counting value. The transmission circuit is coupled to the external devices. In response to the first counting value not being equal to a first target value, the transmission circuit enters a circulating mode according to the control signal. In the circulating mode, the transmission circuit triggers the external devices in order. In response to the second counting value not being equal to a second target value, the transmission circuit continues to operate in the circulating mode. In response to the second counting value being equal to the second target value, the transmission circuit exits the circulating mode.Type: GrantFiled: December 29, 2020Date of Patent: January 16, 2024Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Cheng-Chih Wang
-
Publication number: 20230352974Abstract: An electronic device including a power supply device and a load is provided. The power supply device includes an energy harvest circuit, a power management circuit, and an energy storage element. The energy harvest circuit receives a wireless signal and harvests energy from the wireless signal to generate a first output voltage. The power management circuit processes the first output voltage to generate a second output voltage. The energy storage element is charged by the second output voltage to provide an operation voltage. The load operates according to the operation voltage.Type: ApplicationFiled: December 30, 2022Publication date: November 2, 2023Inventors: Cheng-Chih WANG, Chih-Wei TSAI, Tzu-Lan SHEN, Yan-Chin HUANG
-
Patent number: 11714126Abstract: A detection circuit for detecting a clock signal includes a multiplexer, a digital-to-analog converter, a comparator, and a counter. The multiplexer outputs either a first signal or a second signal as a selection signal. The digital-to-analog converter outputs a reference voltage according to the selection signal. The comparator compares the clock signal to the reference voltage to generate a comparison signal. The counter counts a reference clock signal to generate an overflow signal, and resets the overflow signal according to the comparison signal. The overflow signal indicates the amplitude of the clock signal.Type: GrantFiled: January 25, 2022Date of Patent: August 1, 2023Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Cheng-Chih Wang
-
Publication number: 20230107070Abstract: A detection circuit for detecting a clock signal includes a multiplexer, a digital-to-analog converter, a comparator, and a counter. The multiplexer outputs either a first signal or a second signal as a selection signal. The digital-to-analog converter outputs a reference voltage according to the selection signal. The comparator compares the clock signal to the reference voltage to generate a comparison signal. The counter counts a reference clock signal to generate an overflow signal, and resets the overflow signal according to the comparison signal. The overflow signal indicates the amplitude of the clock signal.Type: ApplicationFiled: January 25, 2022Publication date: April 6, 2023Inventor: Cheng-Chih Wang
-
Patent number: 11615049Abstract: A programmable serial input-output controller is provided. A timer circuit performs a timing operation. An input pin is configured to receive an input signal from an external circuit. An output pin is configured to provide an output signal to the external circuit. In an output mode, the sequence controller provides an initial level to the output pin and controls the timer circuit to perform the timing operation. In response to a duration of the timer circuit performing the timing operation reaching first transmission time, the sequence controller inverts the level of the output pin and controls the timer circuit to re-perform the timing operation. In response to the duration of the timer circuit re-performing the timing operation reaching second transmission time, the sequence controller inverts the level of the output pin.Type: GrantFiled: December 28, 2021Date of Patent: March 28, 2023Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Cheng-Chih Wang
-
Patent number: 11431478Abstract: An encryption and decryption system includes a first electronic device and a second electronic device. The first electronic device includes a memory device and an encryption device. The memory device can store plaintext data. The encryption device can generate first pseudo data and first pseudo key. The encryption device encrypts first pseudo data by the first pseudo key and encrypt the plaintext data by a key, and outputs the ciphertext data generated by encrypting plaintext data by the key. The second electronic device includes a decryption device for generating second pseudo data and the second pseudo key. The decryption device decrypts the second pseudo data by the second pseudo key, and decrypts the ciphertext data by the key, and outputs the plaintext data, which is generated by decrypting the ciphertext data by the key.Type: GrantFiled: December 4, 2019Date of Patent: August 30, 2022Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Yung-Chi Lan, Cheng-Chih Wang
-
Patent number: 11429216Abstract: A control circuit including a first input-output pin, a second input-output pin, a sensing circuit and a display controller is provided. The first input-output pin is configured to be coupled to a first input pin of a display device and a first sensing pin of a capacitive touch device. The second input-output pin is configured to be coupled to a second input pin of the display device and a second sensing pin of the capacitive touch device. The display controller provides a first driving signal to the display device via the first input-output pin and providing a second driving signal to the display device via the second input-output pin in a display period. In a first sensing period, the voltage level of the first input-output pin is equal to a first predetermined level, and the sensing circuit detects the voltage of the second input-output pin.Type: GrantFiled: March 12, 2021Date of Patent: August 30, 2022Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Cheng-Chih Wang
-
Patent number: 11429222Abstract: A control circuit is provided. A first input-output pin is coupled to a display device and a capacitive touch device. A second input-output pin is coupled to the display device and a capacitive touch device. A sensing circuit determines whether the capacitive touch device is touched according to the voltages of the first and second input-output pins. A display controller provides a first driving signal to the display device via the first input-output pin and provides a second driving signal to the display device via the second input-output pin in a first display period and a second display period. From the end time point of the first display period to the start time point of the second display period, the sensing circuit detects the voltage level of the first input-output pin and stops detecting the voltage of the second input-output pin.Type: GrantFiled: March 12, 2021Date of Patent: August 30, 2022Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Cheng-Chih Wang
-
Patent number: 11409346Abstract: A control circuit is provided. A memory is configured to store a program code. A central processing unit (CPU) executes a plurality of instructions according to the program code. When a specific instruction is executed by the CPU, the CPU generates a control signal. A power mode management circuit generates a selection signal according to the control signal. A processing circuit transforms first power data according to the selection signal. A first storage circuit stores the first power data. The processing circuit generates first set data and second set data according to first power data. A first specific device operates in a first power mode according to the first set data. A second specific device operates in a second power mode according to the second set data. The first storage circuit, the power mode management circuit and the processing circuit are in an always-on state.Type: GrantFiled: December 18, 2019Date of Patent: August 9, 2022Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Jen-Lieh Lin, Chuang-Huang Kuo, Cheng-Chih Wang
-
Publication number: 20220206988Abstract: A programmable serial input-output controller is provided. A timer circuit performs a timing operation. An input pin is configured to receive an input signal from an external circuit. An output pin is configured to provide an output signal to the external circuit. In an output mode, the sequence controller provides an initial level to the output pin and controls the timer circuit to perform the timing operation. In response to a duration of the timer circuit performing the timing operation reaching first transmission time, the sequence controller inverts the level of the output pin and controls the timer circuit to re-perform the timing operation. In response to the duration of the timer circuit re-performing the timing operation reaching second transmission time, the sequence controller inverts the level of the output pin.Type: ApplicationFiled: December 28, 2021Publication date: June 30, 2022Inventor: Cheng-Chih Wang
-
Publication number: 20220100555Abstract: A management controller is coupled to a plurality of external devices. The management controller includes a control circuit and a transmission circuit. The control circuit generates a control signal according to a first counting value and a second counting value. The transmission circuit is coupled to the external devices. In response to the first counting value not being equal to a first target value, the transmission circuit enters a circulating mode according to the control signal. In the circulating mode, the transmission circuit triggers the external devices in order. In response to the second counting value not being equal to a second target value, the transmission circuit continues to operate in the circulating mode. In response to the second counting value being equal to the second target value, the transmission circuit exits the circulating mode.Type: ApplicationFiled: December 29, 2020Publication date: March 31, 2022Inventor: Cheng-Chih WANG
-
Patent number: 11283457Abstract: A waveform generator is provided. The waveform generator includes a timer and a digital to analog converter (DAC). The timer periodically provides a trigger signal according to a fixed time period. In response to the trigger signal, the DAC is configured to convert first digital data into output voltage of an analog signal. A data hold register is configured to store second digital data that corresponds to the previous output voltage of the analog signal. A judgment circuit is configured to provide a first control signal according to the second digital data, and the first control signal indicates that the previous output voltage is within a first voltage range. A calculation circuit is configured to obtain the first digital data according to the second control signal, the second digital data, and a voltage variation that corresponds to the first voltage range and to update the second digital data.Type: GrantFiled: December 28, 2020Date of Patent: March 22, 2022Assignee: Nuvoton Technology CorporationInventors: Cheng-Chih Wang, Chih-Ping Lu
-
Publication number: 20210406408Abstract: A processing circuit including a first oscillation circuit, a second oscillation circuit, a counting circuit, and a control circuit is provided. The first oscillation circuit receives an input voltage and generates a first clock signal according to the input voltage. The second oscillation circuit receives an output voltage and generates a second clock signal according to the output voltage. The counting circuit receives the output voltage. The counting circuit adjusts a first counter value according to the first clock signal and adjusts a second counter value according to the second clock signal. The control circuit receives the output voltage and determines whether the input voltage is experiencing an attack according to the first counter value and the second counter value. The first oscillation circuit operates in an un-protected power domain. The second oscillation circuit, the counting circuit, and the control circuit operate in a protected power domain.Type: ApplicationFiled: December 30, 2020Publication date: December 30, 2021Inventor: Cheng-Chih WANG
-
Patent number: 11204593Abstract: A control device for adjusting the output voltage of a voltage generator, wherein the control device includes a master circuit, a slave circuit, and a power-scaling control circuit, is provided. The master circuit is coupled to a system bus. The slave circuit is coupled to the system bus. The power-scaling control circuit is coupled between the master circuit and the slave circuit. In response to the master circuit sending a voltage-scaling command, the power-scaling control circuit sets a control signal at a suspension level so that the slave circuit sets a specific signal transmitted by the system bus at a wait level. In response to the specific signal being at the wait level, the master circuit stops accessing the first specific device of the slave circuit. In response to the control signal being at the suspension level, the power-scaling control circuit adjusts the output voltage.Type: GrantFiled: December 27, 2019Date of Patent: December 21, 2021Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Yung-Chi Lan, Chun-Chi Chen, Cheng-Chih Wang, Chih-Ping Lu
-
Patent number: 11194741Abstract: A control device is used to adjust an output voltage of a voltage generator, and includes a master circuit, a slave circuit, and a power-scaling control circuit. The master circuit is coupled to a first bus. The slave circuit is coupled to a second bus. In a normal mode, the first and second buses are connected to each other via the power-scaling control circuit, the master circuit accesses the slave circuit via the first and second buses. In an adjustment mode, the power-scaling control circuit controls the master circuit to stop accessing the slave circuit, and the power-scaling control circuit adjusts the output voltage. When the master circuit sends a trigger signal, the power-scaling control circuit enters the adjustment mode. When the master circuit does not send the trigger signal, the power-scaling control circuit enters the normal mode.Type: GrantFiled: December 31, 2019Date of Patent: December 7, 2021Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Cheng-Chih Wang, Chih-Ping Lu, Yung-Chi Lan, Chun-Chi Chen
-
Patent number: 11095112Abstract: A driving protection circuit is coupled to a load via an input/output pin. A signal generator circuit is configured to generate a driving signal. An input/output circuit transmits the driving signal to the input/output pin according to an enable signal. A counter circuit adjusts the count value when the enable signal is at a predetermined level. A detection circuit detects the voltage level of the input/output pin to generate a detection signal. When the count value is equal to a predetermined value, a control circuit determines whether the level of the detection signal is the same as the level of the driving signal. When the level of the detection signal is not the same as the level of the driving signal, the control circuit sends an error signal to turn off power to the load.Type: GrantFiled: December 3, 2019Date of Patent: August 17, 2021Assignee: NUVOTON TECHNOLOGY CORPORATIONInventors: Cheng-Chih Wang, Chih-Ping Lu
-
Patent number: 11062779Abstract: A data processing system includes a memory device, a predetermined voltage generating circuit and a reference voltage generating circuit. The memory device stores system data and operates based on a system high voltage. The predetermined voltage generating circuit is coupled to the memory device and generates a predetermined voltage having a target voltage level according to a reference voltage. The target voltage level is the voltage level required for performing a write operation or an erase operation of the memory device. The reference voltage generating circuit generates the reference voltage. A voltage generator of the reference voltage generating circuit is enabled or disabled in response to a write protection signal, so as to selectively output the reference voltage. When the voltage generator is disabled, the reference voltage will not be output and the predetermined voltage having a target voltage level will accordingly not be generated.Type: GrantFiled: December 12, 2019Date of Patent: July 13, 2021Assignee: NUVOTON TECHNOLOGY CORPORATIONInventor: Cheng-Chih Wang