Patents by Inventor Chun-Chieh Wang
Chun-Chieh Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230116357Abstract: A method of forming an integrated circuit structure includes forming a gate dielectric on a wafer, forming a work function layer over the gate dielectric, depositing a capping layer over the work function layer, soaking the capping layer in a silicon-containing gas to form a silicon-containing layer, forming a blocking layer after the silicon-containing layer is formed, and forming a metal-filling region over the blocking layer.Type: ApplicationFiled: December 12, 2022Publication date: April 13, 2023Inventors: Chun-Chieh Wang, Yueh-Ching Pai, Kuo-Jung Huang, Huai-Tei Yang
-
Publication number: 20230109135Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure includes a gate structure formed over a fin structure, and a source/drain (S/D) epitaxial layer formed in the fin structure and adjacent to the gate structure. The semiconductor structure also includes a S/D silicide layer formed on the S/D epitaxial layer, and the S/D silicide layer has a first width, the S/D epitaxial layer has a second width, and the first width is smaller than the second width. The semiconductor structure includes a dielectric spacer between the gate structure and the S/D silicide layer, and a top surface of the dielectric spacer is lower than a top surface of the gate structure.Type: ApplicationFiled: December 9, 2022Publication date: April 6, 2023Inventors: Chun-Chieh WANG, Yu-Ting LIN, Yueh-Ching PAI, Shih-Chieh CHANG, Huai-Tei YANG
-
Publication number: 20230102878Abstract: A projector and a projection method are provided. The projector includes a control device, a projection optical engine, a distance sensing device, and an image capturing device. The projection optical engine projects a first projection image to a projection surface according to first image data. The distance sensing device senses multiple distance parameters of a projection area. The image capturing device captures the first projection image to obtain a first captured image. The control device performs a keystone correction operation and a leveling correction operation on the first image data. The projection optical engine projects a second projection image to the projection surface according to the corrected first image data. The control device obtains a second captured image including the second projection image through the image capturing device, and analyzes the second captured image to project current projection image size information in the second projection image.Type: ApplicationFiled: September 28, 2022Publication date: March 30, 2023Applicant: Coretronic CorporationInventors: Chun-Chieh Wang, Fan-Chieh Chang
-
Publication number: 20230081739Abstract: An antenna structure includes a first signal source, a second signal source, a first radiator, a second radiator, a third radiator, a first circuit, and a second circuit. The first signal source is used to generate a first wireless signal, and the second signal source is used to generate a second wireless signal. The first radiator is coupled to the first signal source to receive the first wireless signal, and the second radiator is coupled to the second signal source to receive the second wireless signal. The first circuit has a first end coupled to the third radiator and a second end coupled to the first radiator or the first signal source. The second circuit has a first end coupled to the third radiator and a second end coupled to the second radiator or the second signal source.Type: ApplicationFiled: March 22, 2022Publication date: March 16, 2023Applicant: HTC CorporationInventors: Cheng-Hung Lin, Szu-Po Wang, Chia-Te Chien, Chun-Chieh Wang, Kang-Ling Li, Chun-Hsien Lee, Yu-Chieh Chiu
-
Patent number: 11587791Abstract: A method of forming an integrated circuit structure includes forming a gate dielectric on a wafer, forming a work function layer over the gate dielectric, depositing a capping layer over the work function layer, soaking the capping layer in a silicon-containing gas to form a silicon-containing layer, forming a blocking layer after the silicon-containing layer is formed, and forming a metal-filling region over the blocking layer.Type: GrantFiled: March 1, 2019Date of Patent: February 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Chieh Wang, Kuo-Jung Huang, Yueh-Ching Pai, Huai-Tei Yang
-
Patent number: 11583248Abstract: An ultrasound image system is provided. The ultrasound image system includes an ultrasound probe and a processing circuit. The ultrasound probe includes a substrate, a first transducer array and a second transducer array. The first transducer array is fixed disposed on the substrate and configured to receive a first ultrasound signal The second transducer array is fixed disposed on the substrate and configured to receive a second ultrasound signal. Each of the first transducer array and the second transducer array includes a plurality of ultrasound transducer elements arranged along a first direction. The ultrasound transducer elements of the first transducer array are interleaved with the ultrasound transducer elements of the second transducer array. The processing circuit is coupled to the first transducer array and the second transducer array and is configured to generate an ultrasound image signal according to the first ultrasound signal and the second ultrasound signal.Type: GrantFiled: March 8, 2020Date of Patent: February 21, 2023Assignee: Qisda CorporationInventors: Fu-Sheng Jiang, Chun-Chieh Wang
-
Patent number: 11545363Abstract: The present disclosure relates to a semiconductor device and a manufacturing method of fabricating a semiconductor structure. The method includes forming an opening in a substrate and depositing a conformal metal layer in the opening. The depositing includes performing one or more deposition cycles. The deposition includes flowing a first precursor into a deposition chamber and purging the deposition chamber to remove at least a portion of the first precursor. The method also includes flowing a second precursor into the deposition chamber to form a sublayer of the conformal metal layer and purging the deposition chamber to remove at least a portion of the second precursor. The method further includes performing a metallic halide etching (MHE) process that includes flowing a third precursor into the deposition chamber.Type: GrantFiled: December 21, 2020Date of Patent: January 3, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Yu Lin, Chi-Yu Chou, Hsien-Ming Lee, Huai-Tei Yang, Chun-Chieh Wang, Yueh-Ching Pai, Chi-Jen Yang, Tsung-Ta Tang, Yi-Ting Wang
-
Publication number: 20220415781Abstract: A method for forming a semiconductor memory structure includes forming a plurality of conductive wire structures over a semiconductor substrate, and forming a plurality of spacer structures along the sidewalls of the conductive wire structures. Each of the spacer structures includes a first spacer. The method also includes forming a plurality of dielectric strips across the conductive wire structures, forming a plurality of conductive strips over the conductive wire structures and the dielectric strips, performing a patterning process on the conductive strips to form a plurality of conductive pads, and removing the first spacer of each of the spacer structures to form a gap in each of the spacer structures.Type: ApplicationFiled: June 25, 2021Publication date: December 29, 2022Inventors: Hung-Jung YAN, Ling-Chun TSENG, Chun-Chieh WANG, Tzu-Ming OU YANG
-
Publication number: 20220400581Abstract: A portable electronic device including a first body, a second body, a heat source, a first heat pipe, a second heat pipe, and a heat conducting element is provided. The second body is pivotally connected to the first body. The heat source is disposed in the first body and thermally coupled to the heat source. The second heat pipe is disposed in the first body and thermally coupled to the first heat pipe. The heat conducting element is connected to and thermally coupled to the second body, and the heat conducting element slidably contacts the second heat pipe and is thermally coupled to the second heat pipe.Type: ApplicationFiled: June 6, 2022Publication date: December 15, 2022Applicant: Acer IncorporatedInventors: Chun-Chieh Wang, Wen-Neng Liao, Cheng-Wen Hsieh, Tsung-Ting Chen
-
Patent number: 11527655Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure includes a gate structure formed over a fin structure, and a source/drain (S/D) epitaxial layer formed in the fin structure and adjacent to the gate structure. The S/D epitaxial layer includes a first S/D epitaxial layer and a second epitaxial layer. The semiconductor structure includes a gate spacer formed on a sidewall surface of the gate structure, and the gate spacer is directly over the first S/D epitaxial layer. The semiconductor structure includes a dielectric spacer formed adjacent to the gate spacer, and the dielectric spacer is directly over the second epitaxial layer.Type: GrantFiled: January 22, 2021Date of Patent: December 13, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chun-Chieh Wang, Yu-Ting Lin, Yueh-Ching Pai, Shih-Chieh Chang, Huai-Tei Yang
-
Patent number: 11502601Abstract: A control circuit of a power converter is coupled to an output stage and controls it to convert an input voltage into an output voltage and generate an output current. The control circuit includes a ripple generation circuit, a synthesis circuit, an error amplifier, a comparator and a PWM circuit. The ripple generation circuit generates a ripple signal according to an input voltage, an output voltage and output current. The synthesis circuit receives the ripple signal and a first feedback signal related to output voltage to provide a second feedback signal. The error amplifier receives the second feedback signal and a reference voltage to generate an error signal. The comparator receives a ramp signal and error signal to generate a comparison signal. The PWM circuit generates a PWM signal to control output stage according to the comparison signal. A slope of ripple signal is changed with the output current.Type: GrantFiled: June 8, 2021Date of Patent: November 15, 2022Assignee: UPI SEMICONDUCTOR CORP.Inventors: Chih-Lien Chang, Chun-Chieh Wang
-
Publication number: 20220352035Abstract: In a method of manufacturing a semiconductor device, semiconductor layers, which are vertically arranged with a space between adjacent semiconductor layers, are provided over a substrate, an interfacial layer is formed around each of the semiconductor layers, a dielectric layer is formed on the interfacial layer around each of the semiconductor layers, a first conductive layer is formed on the dielectric layer, the first conductive layer is removed so that the dielectric layer is exposed, a second conductive layer is formed on the exposed dielectric layer so that the space between adjacent semiconductor layers is not fully filled by the second conductive layer, a third conductive layer is formed on the second conductive layer so that the space between adjacent semiconductor layers is filled by the third conductive layer, and the semiconductor layers are semiconductor wires or sheets.Type: ApplicationFiled: July 19, 2022Publication date: November 3, 2022Inventors: Chun Chieh WANG, Yueh-Ching PAI
-
Publication number: 20220342455Abstract: A portable electronic device including a first body, a second body, a pivot element, a heat source, a first flexible heat conductive element, and a flip cover is provided. The pivot element is connected to the second body, and the second body is pivotally connected to the first body through the pivot element. The heat source is disposed in the first body. The first flexible heat conductive element is thermally coupled to the heat source and extends toward the pivot element from the heat source. The first flexible heat conductive element passes through the pivot element and extends into the inside of the second body and is thus thermally coupled to the second body. The flip cover is pivotally connected to the first body and located on a moving path of the pivot element.Type: ApplicationFiled: April 19, 2022Publication date: October 27, 2022Applicant: Acer IncorporatedInventors: Chun-Chieh Wang, Wen-Neng Liao, Cheng-Wen Hsieh, Chuan-Hua Wang, Yi-Ta Huang
-
Publication number: 20220336653Abstract: Provided are a gate structure and a method of forming the same. The gate structure includes a gate dielectric layer, a metal layer, and a cluster layer. The metal layer is disposed over the gate dielectric layer. The cluster layer is sandwiched between the metal layer and the gate dielectric layer, wherein the cluster layer at least includes an amorphous silicon layer, an amorphous carbon layer, or an amorphous germanium layer. In addition, a semiconductor device including the gate structure is provided.Type: ApplicationFiled: June 23, 2022Publication date: October 20, 2022Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Chieh Wang, Sheng-Wei Yeh, Yueh-Ching Pai, Chi-Jen Yang
-
Publication number: 20220325962Abstract: A multi-loop cycling heat dissipation module including a first tank, a first pipe, a second tank, and a second pipe is provided. The first pipe is connected to the first tank to form a first loop, a first working fluid fills the first loop to transfer heat via phase transformation, and a first high-temperature section and a first low-temperature section are formed on the first pipe. The second pipe is connected to the second tank to form a second loop, a second working fluid fills the second loop to transfer heat via phase transformation, and a second high-temperature section and a second low-temperature section are formed on the second pipe. The first high-temperature section is in thermal contact with the second low-temperature section, and the first low-temperature section is in thermal contact with the second high-temperature section.Type: ApplicationFiled: April 1, 2022Publication date: October 13, 2022Applicant: Acer IncorporatedInventors: Yu-Ming Lin, Wen-Neng Liao, Cheng-Wen Hsieh, Chun-Chieh Wang, Tsung-Ting Chen, Chi-Tai Ho, Kuan-Lin Chen, Jau-Han Ke
-
Patent number: 11454243Abstract: A data processing method is proposed, including: sensing, via at least one sensing portion, target information of a target device; receiving and processing, via an electronic device, the target information of the sensing portion to form feature information; processing, via the electronic device, the feature information into a label matrix, and establishing, via an artificial intelligence training method, a target model based on the label matrix; and after the electronic device captures real-time information of the target device, predicting, via the target model, a life limit of the target device, wherein a content of the target information is corresponding to a content of the real-time information. Thus, a good target model is constituted and is advantageous in training artificial intelligence by processing the feature information into the label matrix.Type: GrantFiled: February 18, 2020Date of Patent: September 27, 2022Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ming-Hsiang Hsu, Chun-Chieh Wang, Hung-Tsai Wu
-
Publication number: 20220302116Abstract: A semiconductor device including a cap layer and a method for forming the same are disclosed. In an embodiment, a method includes epitaxially growing a first semiconductor layer over an N-well; etching the first semiconductor layer to form a first recess; epitaxially growing a second semiconductor layer filling the first recess; etching the second semiconductor layer, the first semiconductor layer, and the N-well to form a first fin; forming a shallow trench isolation region adjacent the first fin; and forming a cap layer over the first fin, the cap layer contacting the second semiconductor layer, forming the cap layer including performing a pre-clean process to remove a native oxide from exposed surfaces of the second semiconductor layer; performing a sublimation process to produce a first precursor; and performing a deposition process wherein material from the first precursor is deposited on the second semiconductor layer to form the cap layer.Type: ApplicationFiled: June 8, 2022Publication date: September 22, 2022Inventors: Chun-Chieh Wang, Yueh-Ching Pai, Huai-Tei Yang
-
Publication number: 20220290684Abstract: A fan adapted for being disposed in an electronic device is provided. The fan includes a hub and a plurality of metal blades respectively extending from the hub. Each of the metal blades has a root portion connected to the hub and an end portion away from the hub, and a mass of the end portion is greater than a mass of the root portion, such that the metal blade is elongated while the fan is rotated.Type: ApplicationFiled: March 8, 2022Publication date: September 15, 2022Applicant: Acer IncorporatedInventors: Yu-Ming Lin, Wen-Neng Liao, Cheng-Wen Hsieh, Chun-Chieh Wang, Han-Liang Huang, Sheng-Yan Chen, Tsung-Ting Chen
-
Patent number: 11414553Abstract: A fouling-proof structure is applicable to synthetic leather or fabric and it includes an alcohol-resistant layer; and a water-based fouling-proof layer disposed on the alcohol-resistant layer, wherein the alcohol-resistant layer is formed by curing an alcohol-resistant combination, and the alcohol-resistant combination comprises polyurethane resin, wherein the water-based fouling-proof layer is formed by curing a water-based fouling-proof combination, and the water-based fouling-proof combination comprises polyurethane resin, water, polymerized siloxanes, water-based PTFE and silicone oil.Type: GrantFiled: March 6, 2020Date of Patent: August 16, 2022Assignee: JANTEC CORP.Inventors: Ching-Hsiang Chang, Kuo-Hsing Yeh, Chun-Chieh Wang
-
Patent number: 11411112Abstract: Provided are a gate structure and a method of forming the same. The gate structure includes a gate dielectric layer, a metal layer, and a cluster layer. The metal layer is disposed over the gate dielectric layer. The cluster layer is sandwiched between the metal layer and the gate dielectric layer, wherein the cluster layer at least includes an amorphous silicon layer, an amorphous carbon layer, or an amorphous germanium layer. In addition, a semiconductor device including the gate structure is provided.Type: GrantFiled: May 31, 2020Date of Patent: August 9, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Chieh Wang, Sheng-Wei Yeh, Yueh-Ching Pai, Chi-Jen Yang