Patents by Inventor Chun-Li Liu
Chun-Li Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190123043Abstract: A method for forming a cascode rectifier structure includes providing a group III-V semiconductor structure includes a heterostructure disposed on a semiconductor substrate. A first current carrying electrode and a second current carrying electrode are provided adjacent a major surface of the heterostructure and a control electrode is provided between the first and second current carrying electrode. A rectifier device is provided integrated with the group III-V semiconductor structure and is electrically connected to the first current carrying electrode and to a third electrode. The control electrode is provided further electrically connected to the semiconductor substrate and the second current path is generally perpendicular to a primary current path between the first and second current carrying electrodes. The cascode rectifier structure is provided as a two terminal device.Type: ApplicationFiled: December 19, 2018Publication date: April 25, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji PADMANABHAN, Prasad VENKATRAMAN, Zia HOSSAIN, Chun-Li LIU, Woochul JEON, Jason MCDONALD
-
Publication number: 20190123041Abstract: A cascode switch structure includes a group III-V transistor structure having a first current carrying electrode, a second current carrying electrode and a first control electrode. A semiconductor MOSFET device includes a third current carrying electrode electrically connected to the first current carrying electrode, a fourth current carrying electrode electrically connected to the first control electrode, and a second control electrode. A first diode includes a first cathode electrode electrically connected to the second current carrying electrode and a first anode electrode. A second diode includes a second anode electrode electrically connected to the first anode electrode and a second cathode electrode electrically connected to the fourth current carrying electrode. In one embodiment, the group III-V transistor structure, the first diode, and the second diode are integrated within a common substrate.Type: ApplicationFiled: December 11, 2018Publication date: April 25, 2019Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji PADMANABHAN, Prasad VENKATRAMAN, Zia HOSSAIN, Chun-Li LIU, Jason MCDONALD, Ali SALIH, Alexander YOUNG
-
Patent number: 10217737Abstract: In one embodiment, a cascode rectifier structure includes a group III-V semiconductor structure includes a heterostructure disposed on a semiconductor substrate. A first current carrying electrode and a second current carrying electrode are disposed adjacent a major surface of the heterostructure and a control electrode is disposed between the first and second current carrying electrode. A rectifier device is integrated with the group III-V semiconductor structure and is electrically connected to the first current carrying electrode and to a third electrode. The control electrode is further electrically connected to the semiconductor substrate and the second current path is generally perpendicular to a primary current path between the first and second current carrying electrodes. The cascode rectifier structure is configured as a two terminal device.Type: GrantFiled: July 12, 2017Date of Patent: February 26, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Zia Hossain, Chun-Li Liu, Woochul Jeon, Jason Mcdonald
-
Patent number: 10199373Abstract: A cascode switch structure includes a group III-V transistor structure having a first current carrying electrode, a second current carrying electrode and a first control electrode. A semiconductor MOSFET device includes a third current carrying electrode electrically connected to the first current carrying electrode, a fourth current carrying electrode electrically connected to the first control electrode, and a second control electrode. A first diode includes a first cathode electrode electrically connected to the second current carrying electrode and a first anode electrode. A second diode includes a second anode electrode electrically connected to the first anode electrode and a second cathode electrode electrically connected to the fourth current carrying electrode. In one embodiment, the group III-V transistor structure, the first diode, and the second diode are integrated within a common substrate.Type: GrantFiled: July 12, 2017Date of Patent: February 5, 2019Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Zia Hossain, Chun-Li Liu, Jason McDonald, Ali Salih, Alexander Young
-
Patent number: 10163764Abstract: A semiconductor component includes a support having a lead integrally formed thereto. An insulated metal substrate is mounted to a surface of the support and a semiconductor chip is mounted to the insulated metal substrate. A III-N based semiconductor chip is mounted to the insulated metal substrate, where the III-N based semiconductor chip has a gate bond pad, a drain bond pad, and a source bond pad. A silicon based semiconductor chip is mounted to the III-N based semiconductor chip. In accordance with an embodiment the silicon based semiconductor chip includes a device having a gate bond pad, a drain bond pad, and a source bond pad. The drain bond pad of the III-N based semiconductor chip may be bonded to the substrate or to a lead. In accordance with another embodiment, the silicon based semiconductor chip is a diode.Type: GrantFiled: August 30, 2017Date of Patent: December 25, 2018Assignee: Semiconductor Components Industries, LLCInventors: Chun-Li Liu, Ali Salih, Balaji Padmanabhan, Mingjiao Liu
-
Publication number: 20180350964Abstract: Implementations of semiconductor devices may include: a first layer with a plurality of cells, each cell having a drain finger, a source finger and a gate ring; a second layer having a drain pad and a source pad, the drain pad having a width and a source pad having a width substantially the same as the drain pad; wherein a width of each drain finger of the first layer is wider than a width of each source finger of the first layer; and wherein each drain pad is coupled to each drain finger through a first contact and the source pad is coupled to each source finger through a second contact, where a width of the first contact is wider than a width of the second contact.Type: ApplicationFiled: August 3, 2018Publication date: December 6, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Woochul JEON, Chun-Li LIU
-
Patent number: 10069002Abstract: Implementations of semiconductor devices may include: a first layer with a plurality of cells, each cell having a drain finger, a source finger and a gate ring; a second layer having a drain pad and a source pad, the drain pad having a width and a source pad having a width substantially the same as the drain pad; wherein a width of each drain finger of the first layer is wider than a width of each source finger of the first layer; and wherein each drain pad is coupled to each drain finger through a first contact and the source pad is coupled to each source finger through a second contact, where a width of the first contact is wider than a width of the second contact.Type: GrantFiled: July 20, 2016Date of Patent: September 4, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Woochul Jeon, Chun-Li Liu
-
Publication number: 20180240900Abstract: Implementations of semiconductor devices may include: a plurality of drain fingers and a plurality of source fingers interdigitated with one another; at least one gate; and at gate bus formed to completely surround the plurality of drain fingers and the plurality of source fingers; wherein the gate bus is mechanically and electrically coupled to the at least one gate.Type: ApplicationFiled: April 17, 2018Publication date: August 23, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Woochul JEON, Chun-Li LIU, Ali SALIH
-
Patent number: 9966462Abstract: Implementations of semiconductor devices may include: a plurality of drain fingers and a plurality of source fingers interdigitated with one another; at least one gate; and at gate bus formed to completely surround the plurality of drain fingers and the plurality of source fingers; wherein the gate bus is mechanically and electrically coupled to the at least one gate.Type: GrantFiled: July 12, 2016Date of Patent: May 8, 2018Assignee: Semiconductor Components Industries LLCInventors: Woochul Jeon, Chun-Li Liu, Ali Salih
-
Patent number: 9960234Abstract: In one embodiment, a method of forming an MOS transistor includes forming a threshold voltage (Vth) of the MOS transistor to have a first value at interior portions of the MOS transistor and a second value at other locations within the MOS transistor that are distal from the interior portion wherein the second value is less than the first value.Type: GrantFiled: October 7, 2014Date of Patent: May 1, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Kirk Huang, Chun-Li Liu, Ali Salih
-
Patent number: 9905500Abstract: In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure and a second device receiving structure and a contact extension that is common to the first and second device receiving structures. The first device receiving structure includes a device receiving area and the second device receiving structure includes a drain contact area. A III-N based semiconductor chip has a drain bond pad bonded to the drain contact area and a source bond pad bonded to the contact extension and a gate bond pad bonded to an interconnect. A portion of the silicon based semiconductor chip is bonded to the support device receiving area. In accordance with another embodiment, a method for manufacturing the semiconductor component includes coupling a III-N based semiconductor chip to a portion of the support a silicon based semiconductor chip to another portion of the support.Type: GrantFiled: July 6, 2016Date of Patent: February 27, 2018Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Ali Salih, Mihir Mudholkar, Chun-Li Liu, Jason McDonald
-
Publication number: 20180026123Abstract: Implementations of semiconductor devices may include: a first layer with a plurality of cells, each cell having a drain finger, a source finger and a gate ring; a second layer having a drain pad and a source pad, the drain pad having a width and a source pad having a width substantially the same as the drain pad; wherein a width of each drain finger of the first layer is wider than a width of each source finger of the first layer; and wherein each drain pad is coupled to each drain finger through a first contact and the source pad is coupled to each source finger through a second contact, where a width of the first contact is wider than a width of the second contact.Type: ApplicationFiled: July 20, 2016Publication date: January 25, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Woochul JEON, Chun-Li LIU
-
Publication number: 20180019332Abstract: Implementations of semiconductor devices may include: a plurality of drain fingers and a plurality of source fingers interdigitated with one another; at least one gate; and at gate bus formed to completely surround the plurality of drain fingers and the plurality of source fingers; wherein the gate bus is mechanically and electrically coupled to the at least one gate.Type: ApplicationFiled: July 12, 2016Publication date: January 18, 2018Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Woochul JEON, Chun-Li LIU, Ali SALIH
-
Publication number: 20180005927Abstract: A semiconductor component includes a support having a lead integrally formed thereto. An insulated metal substrate is mounted to a surface of the support and a semiconductor chip is mounted to the insulated metal substrate. A III-N based semiconductor chip is mounted to the insulated metal substrate, where the III-N based semiconductor chip has a gate bond pad, a drain bond pad, and a source bond pad. A silicon based semiconductor chip is mounted to the III-N based semiconductor chip. In accordance with an embodiment the silicon based semiconductor chip includes a device having a gate bond pad, a drain bond pad, and a source bond pad. The drain bond pad of the III-N based semiconductor chip may be bonded to the substrate or to a lead. In accordance with another embodiment, the silicon based semiconductor chip is a diode.Type: ApplicationFiled: August 30, 2017Publication date: January 4, 2018Applicant: Semiconductor Components Industries, LLCInventors: Chun-Li Liu, Ali Salih, Balaji Padmanabhan, Mingjiao Liu
-
Publication number: 20170358647Abstract: An electronic device can include a HEMT including at least two channel layers. In an embodiment, a lower semiconductor layer overlies a lower channel layer, wherein the lower semiconductor layer has an aluminum content that is at least 10% of a total metal content of the lower semiconductor layer. An upper semiconductor layer overlies the upper channel layer, wherein the upper semiconductor layer has an aluminum content that is greater as compared to the lower semiconductor layer. In another embodiment, an electronic device can include stepped source and drain electrodes, so that lower contact resistance can be achieved. In a further embodiment, an absolute value of a difference between pinch-off or threshold voltages between different channel layers is greater than 1 V and allows current to be turned on or turned off for a channel layer without affecting another channel layer.Type: ApplicationFiled: April 28, 2017Publication date: December 14, 2017Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Peter MOENS, Jia GUO, Ali SALIH, Chun-Li LIU
-
Patent number: 9842920Abstract: Implementations of semiconductor devices may include: an isolated drain finger, a gate ring, and a source ring; wherein the gate ring surrounds a perimeter of the isolated drain finger; wherein the source ring surrounds an outer perimeter of the gate ring and the isolated drain finger; wherein a gate bus is coupled to the gate ring; wherein a first electrically insulative portion is located between the isolated drain finger and the gate ring; and wherein a second electrically insulative portion is located between the gate and the source ring.Type: GrantFiled: July 12, 2016Date of Patent: December 12, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Woochul Jeon, Chun-Li Liu
-
Patent number: 9837399Abstract: In accordance with an embodiment, semiconductor component having a compound semiconductor material based semiconductor device connected to a silicon based semiconductor device and a protection element, wherein the silicon based semiconductor device is a transistor. The protection element is coupled in parallel across the silicon based semiconductor device and may be a resistor, a diode, or a transistor. In accordance with another embodiment, the silicon based semiconductor device is a diode. The compound semiconductor material may be shorted to a source of potential such as, for example, ground, with a shorting element.Type: GrantFiled: June 29, 2016Date of Patent: December 5, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Prasad Venkatraman, Chun-Li Liu, Ali Salih
-
Patent number: 9818677Abstract: In accordance with an embodiment, a semiconductor component is provided that includes a leadframe having a device receiving area, one or more leadframe leads and at least one insulated metal substrate bonded to a first portion of the device receiving area. A first semiconductor device is mounted to a first insulated metal substrate, the first semiconductor device configured from a III-N semiconductor material. A first electrical interconnect is coupled between the first current carrying terminal of the first semiconductor device and a second portion of the die receiving area. In accordance with another embodiment, method includes providing a first semiconductor chip comprising a III-N semiconductor substrate material and a second semiconductor chip comprising a silicon based semiconductor substrate. The first semiconductor chip is mounted on a first substrate and the second semiconductor chip on a second substrate. The first semiconductor chip is electrically coupled to the second semiconductor chip.Type: GrantFiled: July 6, 2016Date of Patent: November 14, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Chun-Li Liu, Ali Salih, Balaji Padmanabhan, Mingjiao Liu
-
Patent number: 9818674Abstract: In accordance with an embodiment, a semiconductor component includes a support having first and second device receiving structures. A semiconductor device configured from a III-N semiconductor material is coupled to the support, wherein the semiconductor device has opposing surfaces. A first bond pad extends from a first portion of the first surface, a second bond pad extends from a second portion of the first surface, and a third bond pad extends from a third portion of the first surface. The first bond pad is coupled to the first device receiving portion, the drain bond pad is coupled to the second device receiving portion, and the third bond pad is coupled to the third lead. In accordance with another embodiment, a method includes coupling a semiconductor chip comprising a III-N semiconductor substrate material to a support.Type: GrantFiled: July 8, 2016Date of Patent: November 14, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji Padmanabhan, Ali Salih, Prasad Venkatraman, Chun-Li Liu
-
Publication number: 20170317072Abstract: A cascode switch structure includes a group III-V transistor structure having a first current carrying electrode, a second current carrying electrode and a first control electrode. A semiconductor MOSFET device includes a third current carrying electrode electrically connected to the second current carrying electrode, a fourth current carrying electrode electrically connected to the first control electrode, and a second control electrode. A first diode includes a first cathode electrode electrically connected to the first current carrying electrode and a first anode electrode. A second diode includes a second anode electrode electrically connected to the first anode electrode and a second cathode electrode electrically connected to the fourth current carrying electrode. In one embodiment, the group III-V transistor structure, the first diode, and the second diode are integrated within a common substrate.Type: ApplicationFiled: July 12, 2017Publication date: November 2, 2017Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Balaji PADMANABHAN, Prasad VENKATRAMAN, Zia HOSSAIN, Chun-Li LIU, Jason MCDONALD, Ali SALIH, Alexander YOUNG