Patents by Inventor Eiichi Funatsu
Eiichi Funatsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140001338Abstract: A CMOS sensor has unit pixels each structured by a light receiving element and three transistors, to prevent against the phenomenon of saturation shading and the reduction of dynamic range. The transition time (fall time), in switching off the voltage on a drain line shared in all pixels, is given longer than the transition time in turning of any of the reset line and the transfer line. For this reason, the transistor constituting a DRN drive buffer is made proper in its W/L ratio. Meanwhile, a control resistance or current source is inserted on a line to the GND, to make proper the operation current during driving. This reduces saturation shading amount. By making a reset transistor in a depression type, the leak current to a floating diffusion is suppressed to broaden the dynamic range.Type: ApplicationFiled: March 28, 2013Publication date: January 2, 2014Applicant: SONY CORPORATIONInventors: Keiji MABUCHI, Eiichi FUNATSU, Masanori KASAI
-
Publication number: 20130313673Abstract: A solid-state imaging device is provided. The solid-state imaging device includes an imaging region having a plurality of pixels arranged in a two-dimensional array, in which the imaging region includes an effective pixel and a black reference pixel; and a shape of a floating diffusion portion in the effective pixel is different from that of a floating diffusion portion in the black reference pixel.Type: ApplicationFiled: July 31, 2013Publication date: November 28, 2013Applicant: Sony CorporationInventors: Shinjiro KAMEDA, Eiichi FUNATSU
-
Publication number: 20130308008Abstract: A solid-state image pickup device including a pixel unit in which a plurality of photoelectric conversion elements having different sensitivities are arranged; and a pixel reading unit configured to read and add output signals from the plurality of photoelectric conversion elements in the pixel unit, and to obtain an output signal seemingly from one pixel. The pixel unit includes an absorbing unit configured to absorb overflowing electric charge from a photoelectric conversion element with a high sensitivity.Type: ApplicationFiled: July 23, 2013Publication date: November 21, 2013Applicant: Sony CorporationInventors: Eiichi Funatsu, Hiroaki Ebihara, Yoshiharu Kudoh
-
Publication number: 20130265471Abstract: A solid-state imaging device is capable of simplifying the pixel structure to reduce the pixel size and capable of suppressing the variation in the characteristics between the pixels when a plurality of output systems is provided. A unit cell (30) includes two pixels (31) and (32). Upper and lower photoelectric converters (33) and (34), transfer transistors (35) and (36) connected to the upper and lower photoelectric converters, respectively, a reset transistor (37), and an amplifying transistor (38) form the two pixels (31) and (32). A full-face signal line 39 is connected to the respective drains of the reset transistor (37) and the amplifying transistor (38). Controlling the full-face signal line (39), along with transfer signal lines (42) and (43) and a reset signal line (41), to read out signals realizes the simplification of the wiring in the pixel, the reduction of the pixel size, and so on.Type: ApplicationFiled: June 5, 2013Publication date: October 10, 2013Inventors: TAKASHI ABE, NOBUO NAKAMURA, TOMOYUKI UMEDA, KEIJI MABUCHI, HIROAKI FUJITA, EIICHI FUNATSU, HIROKI SATO
-
Patent number: 8519502Abstract: A solid-state imaging device is provided. The solid-state imaging device includes an imaging region having a plurality of pixels arranged in a two-dimensional array, in which the imaging region includes an effective pixel and a black reference pixel; and a shape of a floating diffusion portion in the effective pixel is different from that of a floating diffusion portion in the black reference pixel.Type: GrantFiled: July 6, 2007Date of Patent: August 27, 2013Assignee: Sony CorporationInventors: Shinjiro Kameda, Eiichi Funatsu
-
Patent number: 8520105Abstract: A solid-state image pickup device includes a pixel unit in which a plurality of photoelectric conversion elements having different sensitivities are arranged; and a pixel reading unit configured to read and add output signals from the plurality of photoelectric conversion elements in the pixel unit, and to obtain an output signal seemingly from one pixel. The pixel unit includes an absorbing unit configured to absorb overflowing electric charge from a photoelectric conversion element with a high sensitivity.Type: GrantFiled: February 2, 2010Date of Patent: August 27, 2013Assignee: Sony CorporationInventors: Eiichi Funatsu, Hiroaki Ebihara, Yoshiharu Kudoh
-
Patent number: 8482643Abstract: A solid-state imaging device is capable of simplifying the pixel structure to reduce the pixel size and capable of suppressing the variation in the characteristics between the pixels when a plurality of output systems is provided. A unit cell (30) includes two pixels (31) and (32). Upper and lower photoelectric converters (33) and (34), transfer transistors (35) and (36) connected to the upper and lower photoelectric converters, respectively, a reset transistor (37), and an amplifying transistor (38) form the two pixels (31) and (32). A full-face signal line 39 is connected to the respective drains of the reset transistor (37) and the amplifying transistor (38). Controlling the full-face signal line (39), along with transfer signal lines (42) and (43) and a reset signal line (41), to read out signals realizes the simplification of the wiring in the pixel, the reduction of the pixel size, and so on.Type: GrantFiled: January 11, 2010Date of Patent: July 9, 2013Assignee: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Tomoyuki Umeda, Keiji Mabuchi, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato
-
Patent number: 8431879Abstract: A CMOS sensor has unit pixels each structured by a light receiving element and three transistors, to prevent against the phenomenon of saturation shading and the reduction of dynamic range. The transition time (fall time), in switching off the voltage on a drain line shared in all pixels, is given longer than the transition time in turning of any of the reset line and the transfer line. For this reason, the transistor constituting a DRN drive buffer is made proper in its W/L ratio. Meanwhile, a control resistance or current source is inserted on a line to the GND, to make proper the operation current during driving. This reduces saturation shading amount. By making a reset transistor in a depression type, the leak current to a floating diffusion is suppressed to broaden the dynamic range.Type: GrantFiled: September 2, 2008Date of Patent: April 30, 2013Assignee: Sony CorporationInventors: Keiji Mabuchi, Eiichi Funatsu, Masanori Kasai
-
Patent number: 8362486Abstract: Forming a back-illuminated type CMOS image sensor, includes process for formation of a registration mark on the wiring side of a silicon substrate during formation of an active region or a gate electrode. A silicide film using an active region may also be used for the registration mark. Thereafter, the registration mark is read from the back side by use of red light or near infrared rays, and registration of the stepper is accomplished. It is also possible to form a registration mark in a silicon oxide film on the back side (illuminated side) in registry with the registration mark on the wiring side, and to achieve the desired registration by use of the registration mark thus formed.Type: GrantFiled: July 10, 2012Date of Patent: January 29, 2013Assignee: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Keiji Mabuchi, Tomoyuki Umeda, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato
-
Publication number: 20120286388Abstract: Forming a back-illuminated type CMOS image sensor, includes process for formation of a registration mark on the wiring side of a silicon substrate during formation of an active region or a gate electrode. A silicide film using an active region may also be used for the registration mark. Thereafter, the registration mark is read from the back side by use of red light or near infrared rays, and registration of the stepper is accomplished. It is also possible to form a registration mark in a silicon oxide film on the back side (illuminated side) in registry with the registration mark on the wiring side, and to achieve the desired registration by use of the registration mark thus formed.Type: ApplicationFiled: July 10, 2012Publication date: November 15, 2012Applicant: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Keiji Mabuchi, Tomoyuki Umeda, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato
-
Publication number: 20120113290Abstract: A solid-state image sensing device includes: a pixel part in which pixels are arranged in a matrix; and a pixel signal readout part including an AD conversion part that analog-digital (AD)-converts a pixel signal read out from the pixel part. Each of the adjacent pixels or one of the pixels of the pixel part is formed as divided pixels divided into regions with different photosensitivity or amounts of accumulated charge, photosensitivity or exposure time conditions are set for the divided pixels and the photosensitivity or exposure time conditions of the divided pixels provided to be opposed in diagonal directions are set to the same conditions, the pixel signal readout part reads out divided pixel signals of the respective divided pixels of the pixel, and the AD conversion part obtains a pixel signal of one pixel by AD-converting the respective read out divided pixel signals and adding the signals.Type: ApplicationFiled: October 7, 2011Publication date: May 10, 2012Applicant: Sony CorporationInventors: Masashi Nakata, Eiichi Funatsu
-
Patent number: 8035105Abstract: Forming a back-illuminated type CMOS image sensor, includes process for formation of a registration mark on the wiring side of a silicon substrate during formation of an active region or a gate electrode. A silicide film using an active region may also be used for the registration mark. Thereafter, the registration mark is read from the back side by use of red light or near infrared rays, and registration of the stepper is accomplished. It is also possible to form a registration mark in a silicon oxide film on the back side (illuminated side) in registry with the registration mark on the wiring side, and to achieve the desired registration by use of the registration mark thus formed.Type: GrantFiled: June 7, 2010Date of Patent: October 11, 2011Assignee: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Keiji Mabuchi, Tomoyuki Umeda, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato
-
Publication number: 20110221021Abstract: Forming a back-illuminated type CMOS image sensor, includes process for formation of a registration mark on the wiring side of a silicon substrate during formation of an active region or a gate electrode. A silicide film using an active region may also be used for the registration mark. Thereafter, the registration mark is read from the back side by use of red light or near infrared rays, and registration of the stepper is accomplished. It is also possible to form a registration mark in a silicon oxide film on the back side (illuminated side) in registry with the registration mark on the wiring side, and to achieve the desired registration by use of the registration mark thus formed.Type: ApplicationFiled: April 15, 2011Publication date: September 15, 2011Applicant: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Keiji Mabuchi, Tomoyuki Umeda, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato
-
Publication number: 20100308386Abstract: Forming a back-illuminated type CMOS image sensor, includes process for formation of a registration mark on the wiring side of a silicon substrate during formation of an active region or a gate electrode. A silicide film using an active region may also be used for the registration mark. Thereafter, the registration mark is read from the back side by use of red light or near infrared rays, and registration of the stepper is accomplished. It is also possible to form a registration mark in a silicon oxide film on the back side (illuminated side) in registry with the registration mark on the wiring side, and to achieve the desired registration by use of the registration mark thus formed.Type: ApplicationFiled: June 7, 2010Publication date: December 9, 2010Applicant: SONY CORPORATIONInventors: Takashi ABE, Nobuo NAKAMURA, Keiji MABUCHI, Tomoyuki UMEDA, Hiroaki FUJITA, Eiichi FUNATSU, Hiroki SATO
-
Patent number: 7755090Abstract: Forming a back-illuminated type CMOS image sensor, includes process for formation of a registration mark on the wiring side of a silicon substrate during formation of an active region or a gate electrode. A silicide film using an active region may also be used for the registration mark. Thereafter, the registration mark is read from the back side by use of red light or near infrared rays, and registration of the stepper is accomplished. It is also possible to form a registration mark in a silicon oxide film on the back side (illuminated side) in registry with the registration mark on the wiring side, and to achieve the desired registration by use of the registration mark thus formed.Type: GrantFiled: October 9, 2007Date of Patent: July 13, 2010Assignee: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Keiji Mabuchi, Tomoyuki Umeda, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato
-
Publication number: 20100134648Abstract: A solid-state image pickup device includes a pixel unit in which a plurality of photoelectric conversion elements having different sensitivities are arranged; and a pixel reading unit configured to read and add output signals from the plurality of photoelectric conversion elements in the pixel unit, and to obtain an output signal seemingly from one pixel. The pixel unit includes an absorbing unit configured to absorb overflowing electric charge from a photoelectric conversion element with a high sensitivity.Type: ApplicationFiled: February 2, 2010Publication date: June 3, 2010Applicant: SONY CORPORATIONInventors: Eiichi Funatsu, Hiroaki Ebihara, Yoshiharu Kudoh
-
Patent number: 7719582Abstract: When pixel signals are separately read from a plurality of horizontal signal lines to achieve high-speed processing, color difference in image signals and stripes are eliminated. In the operation of reading the pixel signals from the (2n)th row, the pixel signals from R pixels on odd columns are output to an output system A through a horizontal signal line (60A). On the other hand, the pixel signals from Gr pixels on even columns are output to an output system B through a horizontal signal line (60B). In the operation of reading the pixel signals from the (2n+1)th row, the pixel signals from Gb pixels on the odd columns are output to the output system B through the horizontal signal line (60B) by the switching operation in a switching circuit (50). Similarly, the pixel signals from B pixels on the even columns are output to the output system A through the horizontal signal line (60A) by the switching operation in the switching circuit (50).Type: GrantFiled: November 21, 2003Date of Patent: May 18, 2010Assignee: Sony CorporationInventors: Takamasa Wada, Eiichi Funatsu, Keiji Mabuchi, Ken Nakajima, Takashi Abe, Tomoyuki Umeda, Nobuo Nakamura, Hiroaki Fujita, Hiroki Sato
-
Publication number: 20100110243Abstract: A solid-state imaging device is capable of simplifying the pixel structure to reduce the pixel size and capable of suppressing the variation in the characteristics between the pixels when a plurality of output systems is provided. A unit cell (30) includes two pixels (31) and (32). Upper and lower photoelectric converters (33) and (34), transfer transistors (35) and (36) connected to the upper and lower photoelectric converters, respectively, a reset transistor (37), and an amplifying transistor (38) form the two pixels (31) and (32). A full-face signal line 39 is connected to the respective drains of the reset transistor (37) and the amplifying transistor (38). Controlling the full-face signal line (39), along with transfer signal lines (42) and (43) and a reset signal line (41), to read out signals realizes the simplification of the wiring in the pixel, the reduction of the pixel size, and so on.Type: ApplicationFiled: January 11, 2010Publication date: May 6, 2010Applicant: SONY CORPORATIONInventors: TAKASHI ABE, NOBUO NAKAMURA, TOMOYUKI UMEDA, KEIJI MABUCHI, HIROAKI FUJITA, EIICHI FUNATSU, HIROKI SATO
-
Publication number: 20100110244Abstract: A solid-state imaging device is capable of simplifying the pixel structure to reduce the pixel size and capable of suppressing the variation in the characteristics between the pixels when a plurality of output systems is provided. A unit cell (30) includes two pixels (31) and (32). Upper and lower photoelectric converters (33) and (34), transfer transistors (35) and (36) connected to the upper and lower photoelectric converters, respectively, a reset transistor (37), and an amplifying transistor (38) form the two pixels (31) and (32). A full-face signal line 39 is connected to the respective drains of the reset transistor (37) and the amplifying transistor (38). Controlling the full-face signal line (39), along with transfer signal lines (42) and (43) and a reset signal line (41), to read out signals realizes the simplification of the wiring in the pixel, the reduction of the pixel size, and so on.Type: ApplicationFiled: January 11, 2010Publication date: May 6, 2010Applicant: SONY CORPORATIONInventors: TAKASHI ABE, NOBUO NAKAMURA, TOMOYUKI UMEDA, KEIJI MABUCHI, HIROAKI FUJITA, EIICHI FUNATSU, HIROKI SATO
-
Patent number: 7671912Abstract: A solid-state imaging device capable of simplifying a pixel structure to reduce a pixel size and capable of suppressing a variation in characteristics between pixels when a plurality of output systems are provided. A unit cell includes two pixels having upper and lower photoelectric converters, transfer transistors connected to the upper and lower photoelectric converters, a reset transistor, and an amplifying transistor. A full-face signal line is connected to the respective drains of the reset transistor and the amplifying transistor. Controlling the full-face signal line along with transfer signal lines and a reset signal line to read out signals simplifies wiring in the pixel and permits reduction of the pixel size.Type: GrantFiled: November 19, 2003Date of Patent: March 2, 2010Assignee: Sony CorporationInventors: Takashi Abe, Nobuo Nakamura, Tomoyuki Umeda, Keiji Mabuchi, Hiroaki Fujita, Eiichi Funatsu, Hiroki Sato