Patents by Inventor Franz-Josef Niedernostheide
Franz-Josef Niedernostheide has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210257489Abstract: A semiconductor component includes a semiconductor body having opposing first surface and second surfaces, and a side surface surrounding the semiconductor body. The semiconductor component also includes an active region including a first semiconductor region of a first conductivity type, which is electrically contacted via the first surface, and a second semiconductor region of a second conductivity type, which is electrically contacted via the second surface. The semiconductor component further includes an edge termination region arranged in a lateral direction between the first semiconductor region of the active region and the side surface, and includes a first edge termination structure and a second edge termination structure. The second edge termination structure is arranged in the lateral direction between the first edge termination structure and the side surface and extends from the first surface in a vertical direction more deeply into the semiconductor body than the first edge termination structure.Type: ApplicationFiled: May 4, 2021Publication date: August 19, 2021Inventors: Anton Mauder, Hans-Joachim Schulze, Matteo Dainese, Elmar Falck, Franz-Josef Niedernostheide, Manfred Pfaffenlehner
-
Patent number: 11081544Abstract: A method of manufacturing a device in a semiconductor body includes forming a first field stop zone portion of a first conductivity type and a drift zone of the first conductivity type on the first field stop zone portion. An average doping concentration of the drift zone is smaller than 80% of that of the first field stop zone portion. The semiconductor body is processed at a first surface and thinned by removing material from a second surface. A second field stop zone portion of the first conductivity type is formed by implanting protons at one or more energies through the second surface. A deepest end-of-range peak of the protons is set in the first field stop zone portion at a vertical distance to a transition between the drift zone and first field stop zone portion in a range from 3 ?m to 60 ?m. The semiconductor body is annealed.Type: GrantFiled: November 28, 2018Date of Patent: August 3, 2021Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Franz-Josef Niedernostheide, Oana Julia Spulber, Stephan Voss
-
Patent number: 11038016Abstract: A transistor device includes a first silicon nanowire array-MOSFET and a second silicon nanowire array-MOSFET integrated with a bulk drift region. The first silicon nanowire array-MOSFET is configured as an n-MOSFET by substantially only accommodating an electron current, and the second silicon nanowire array-MOSFET is configured as a p-MOSFET by substantially only accommodating a hole electron current. A current strength of a current through the first silicon nanowire array-MOSFET caused by electrons is at least 10 times larger than a current through the first silicon nanowire array-MOSFET caused by holes in an on-state of the transistor device. Further embodiments of transistor devices are described.Type: GrantFiled: July 15, 2020Date of Patent: June 15, 2021Assignee: Infineon Technologies AGInventors: Christian Philipp Sandow, Franz Josef Niedernostheide, Vera van Treek
-
Patent number: 11031929Abstract: A method of driving a transistor includes generating an off-current during a plurality of turn-off switching events to control a gate voltage at a gate terminal of the transistor, wherein generating the off-current includes sinking a first portion of the off-current from the gate terminal to discharge a first portion of the gate voltage, and sinking, during a boost interval, a second portion of the off-current from the gate terminal to discharge a second portion of the gate voltage; measuring a transistor parameter indicative of an oscillation of a drain-source voltage of the transistor for a first turn-off switching event during which the transistor is transitioned off; activating the first portion of the off-current for a second turn-off switching event; and activating the second portion of the off-current for the second turn-off switching event, including regulating a length of the boost interval based on the measured transistor parameter.Type: GrantFiled: July 30, 2020Date of Patent: June 8, 2021Inventors: Robert Maier, Mark-Matthias Bakran, Daniel Domes, Zheming Li, Franz-Josef Niedernostheide
-
Patent number: 11018249Abstract: A semiconductor component includes a semiconductor body having opposing first surface and second surfaces, and a side surface surrounding the semiconductor body. The semiconductor component also includes an active region including a first semiconductor region of a first conductivity type, which is electrically contacted via the first surface, and a second semiconductor region of a second conductivity type, which is electrically contacted via the second surface. The semiconductor component further includes an edge termination region arranged in a lateral direction between the first semiconductor region of the active region and the side surface, and includes a first edge termination structure and a second edge termination structure. The second edge termination structure is arranged in the lateral direction between the first edge termination structure and the side surface and extends from the first surface in a vertical direction more deeply into the semiconductor body than the first edge termination structure.Type: GrantFiled: January 31, 2019Date of Patent: May 25, 2021Assignee: Infineon Technologies AGInventors: Anton Mauder, Hans-Joachim Schulze, Matteo Dainese, Elmar Falck, Franz-Josef Niedernostheide, Manfred Pfaffenlehner
-
Publication number: 20210119003Abstract: A semiconductor die includes a semiconductor body having first and second active portions. The first active portion includes first source regions. The second active portion includes second source regions. A gate structure extends from a first surface into the semiconductor body and has a longitudinal gate extension along a lateral first direction. A first load pad and the first source regions are electrically connected. A second load pad and the second source regions are electrically connected. A gap laterally separates the first and second load pads. A lateral longitudinal extension of the gap is parallel to the first direction or deviates therefrom by not more than 60 degree. A connection structure electrically connects the first and second load pads. The connection structure is formed in a groove extending from the first surface into the semiconductor body and/or in a wiring layer formed on the first surface.Type: ApplicationFiled: October 9, 2020Publication date: April 22, 2021Inventors: Vera Van Treek, Roman Baburske, Christian Jaeger, Christian Robert Mueller, Franz-Josef Niedernostheide, Frank Dieter Pfirsch, Alexander Philippou, Judith Specht
-
Patent number: 10957764Abstract: A semiconductor body includes first and second opposing surfaces, an edge extending in a vertical direction substantially perpendicular to the first surface, an active area, a peripheral area arranged in a horizontal direction substantially parallel to the first surface between the active area and edge, and a pn-junction extending from the active area into the peripheral area. In the peripheral area the semiconductor device further includes a first conductive region arranged next to the first surface, a second conductive region arranged next to the first surface, and arranged in the horizontal direction between the first conductive region and edge, and a passivation structure including a first portion at least partly covering the first conductive region, a second portion at least partly covering the second conductive region. The first portion has a different layer composition than the second portion and/or a thickness which differs from the thickness of the second portion.Type: GrantFiled: April 6, 2015Date of Patent: March 23, 2021Assignee: Infineon Technologies AGInventors: Franz Josef Niedernostheide, Manfred Pfaffenlehner, Hans-Joachim Schulze, Holger Schulze, Frank Umbach, Christoph Weiss
-
Patent number: 10950718Abstract: A power semiconductor device has a semiconductor body coupled to first and second load terminal structures, the semiconductor body configured to conduct a load current during a conducting state of the device and having a drift region. The power semiconductor device includes a plurality of cells, each cell having: a first mesa in a first cell portion, the first mesa including: a first port region, and a first channel region, the first mesa exhibiting a total extension of less than 100 nm in a lateral direction, and a second mesa in a second cell portion including: a second port region, and a second channel region. A trench structure includes a control electrode structure configured to control the load current by inversion or accumulation. A guidance zone of the second conductivity type is below the second channel region and is displaced from the first and the second channel regions.Type: GrantFiled: December 14, 2018Date of Patent: March 16, 2021Assignee: Infineon Technologies Dresden GmbH & Co. KGInventors: Anton Mauder, Thomas Kuenzig, Franz-Josef Niedernostheide, Christian Philipp Sandow
-
Patent number: 10943974Abstract: A channel stopper region extending from a first main surface into a component layer of a first conductivity type is formed in an edge region of a component region, the edge region being adjacent to a sawing track region. Afterward, a doped region extending from the first main surface into the component layer is formed in the component region. The channel stopper region is formed by a photolithographic method that is carried out before a first photolithographic method for introducing dopants into a section of the component region outside the channel stopper region.Type: GrantFiled: December 20, 2018Date of Patent: March 9, 2021Assignee: Infineon Technologies AGInventors: Elmar Falck, Franz-Josef Niedernostheide, Hans-Joachim Schulze
-
Patent number: 10903347Abstract: A power semiconductor device has a semiconductor body coupled to first and second load terminal structures, the semiconductor body configured to conduct a load current during a conducting state of the device and having a drift region. The power semiconductor device includes a plurality of cells, each cell having: a first mesa in a first cell portion, the first mesa including: a first port region, and a first channel region, the first mesa exhibiting a total extension of less than 100 nm in a lateral direction, and a second mesa in a second cell portion including: a second port region, and a second channel region. A trench structure includes a control electrode structure configured to control the load current by inversion or accumulation. A guidance zone of the second conductivity type is below the second channel region and is displaced from the first and the second channel regions.Type: GrantFiled: December 14, 2018Date of Patent: January 26, 2021Assignee: Infineon Technologies Dresden GmbH & Co. KGInventors: Anton Mauder, Thomas Kuenzig, Franz-Josef Niedernostheide, Christian Philipp Sandow
-
Publication number: 20200350402Abstract: A transistor device includes a first silicon nanowire array-MOSFET and a second silicon nanowire array-MOSFET integrated with a bulk drift region. The first silicon nanowire array-MOSFET is configured as an n-MOSFET by substantially only accommodating an electron current, and the second silicon nanowire array-MOSFET is configured as a p-MOSFET by substantially only accommodating a hole electron current. A current strength of a current through the first silicon nanowire array-MOSFET caused by electrons is at least 10 times larger than a current through the first silicon nanowire array-MOSFET caused by holes in an on-state of the transistor device. Further embodiments of transistor devices are described.Type: ApplicationFiled: July 15, 2020Publication date: November 5, 2020Inventors: Christian Philipp Sandow, Franz Josef Niedernostheide, Vera van Treek
-
Publication number: 20200295168Abstract: A semiconductor device is described in which a conductive channel is present along an active gate trench of the device when a gate potential is at an on-voltage, whereas no conductive channel is present along an inactive trench of the device for the same gate potential condition.Type: ApplicationFiled: June 2, 2020Publication date: September 17, 2020Inventors: Maria Cotorogea, Frank Wolter, Hans-Joachim Schulze, Franz-Josef Niedernostheide, Yvonne Gawlina-Schmidl
-
Patent number: 10748995Abstract: A transistor device includes a first silicon nanowire array-MOSFET and a second silicon nanowire array-MOSFET integrated with a bulk drift region. The first silicon nanowire array-MOSFET is configured as an n-MOSFET by substantially only accommodating an electron current, and the second silicon nanowire array-MOSFET is configured as a p-MOSFET by substantially only accommodating a hole electron current. A current strength of a current through the first silicon nanowire array-MOSFET caused by electrons is at least 10 times larger than a current through the first silicon nanowire array-MOSFET caused by holes in an on-state of the transistor device. Further embodiments of transistor devices are described.Type: GrantFiled: July 9, 2019Date of Patent: August 18, 2020Assignee: Infineon Technologies AGInventors: Christian Philipp Sandow, Franz Josef Niedernostheide, Vera van Treek
-
Publication number: 20200259007Abstract: A power semiconductor transistor includes: a semiconductor body coupled to a load terminal; a drift region in the semiconductor body and having dopants of a first conductivity type; a first trench extending into the semiconductor body along a vertical direction and including a control electrode electrically insulated from the semiconductor body by an insulator; a second trench extending into the semiconductor body along the vertical direction; a mesa region arranged between the trenches and including a source region electrically connected to the load terminal and a channel region separating the source and drift regions; and a portion of a contiguous plateau region of a second conductivity type arranged in the semiconductor drift region and extending below the trenches and below the channel and source regions, the contiguous plateau region having a plurality of openings aligned below the channel region in a widthwise direction of the channel region.Type: ApplicationFiled: May 1, 2020Publication date: August 13, 2020Inventors: Anton Mauder, Franz-Josef Niedernostheide, Christian Philipp Sandow
-
Publication number: 20200194550Abstract: A power semiconductor device includes a semiconductor body having front and back sides. The semiconductor body includes drift, field stop and emitter adjustment regions each of a first conductivity type. The field stop region is arranged between the drift region and the backside and has dopants of the first conductivity type at a higher dopant concentration than the drift region. The emitter adjustment region is arranged between the field stop region and the backside and has dopants of the first conductivity type at a higher dopant concentration than the field stop region. The semiconductor body has a concentration of interstitial oxygen of at least 1E17 cm?3. The field stop region includes a region where the dopant concentration is higher than that in the drift region at least by a factor of three. At least 20% of the dopants of the first conductivity type in the region are oxygen-induced thermal donors.Type: ApplicationFiled: December 12, 2019Publication date: June 18, 2020Inventors: Roman Baburske, Moriz Jelinek, Franz-Josef Niedernostheide, Frank Dieter Pfirsch, Christian Philipp Sandow, Hans-Joachim Schulze
-
Patent number: 10680089Abstract: A semiconductor device is described in which a conductive channel is present along an active gate trench of the device when a gate potential is at an on-voltage, whereas no conductive channel is present along an inactive gate trench of the device for the same gate potential condition.Type: GrantFiled: June 28, 2019Date of Patent: June 9, 2020Assignee: Infineon Technologies AGInventors: Maria Cotorogea, Frank Wolter, Hans-Joachim Schulze, Franz-Josef Niedernostheide, Yvonne Gawlina-Schmidl
-
Patent number: 10672767Abstract: A power semiconductor device includes a semiconductor body coupled to first and second load terminal structures, and first and second cells each configured for controlling a load current and electrically connected to the first load terminal structure and to a drift region. A first mesa in the first cell includes a port region electrically connected to the first load terminal structure, and a first channel region coupled to the drift region. A second mesa included in the second cell includes a port region electrically connected to the first load terminal structure, and a second channel region coupled to the drift region. The mesas are spatially confined in a direction perpendicular to a direction of the load current by an insulation structure, and have a total extension of less than 100 nm in that direction. The first channel region includes an inversion channel. The second channel region includes an accumulation channel.Type: GrantFiled: July 10, 2019Date of Patent: June 2, 2020Assignee: Infineon Technologies AGInventors: Anton Mauder, Franz-Josef Niedernostheide, Christian Philipp Sandow
-
Patent number: 10665706Abstract: A power semiconductor transistor includes: a semiconductor body coupled to a load terminal; a drift region in the semiconductor body and having dopants of a first conductivity type; a first trench extending into the semiconductor body along a vertical direction and including a control electrode electrically insulated from the semiconductor body by an insulator; a second trench extending into the semiconductor body along the vertical direction; a mesa region arranged between the trenches and including a source region electrically connected to the load terminal and a channel region separating the source and drift regions; and a portion of a contiguous plateau region of a second conductivity type arranged in the semiconductor drift region and extending below the trenches and below the channel and source regions, the contiguous plateau region having a plurality of openings aligned below the channel region in a widthwise direction of the channel region.Type: GrantFiled: May 29, 2019Date of Patent: May 26, 2020Assignee: Infineon Technologies AGInventors: Anton Mauder, Franz-Josef Niedernostheide, Christian Philipp Sandow
-
Patent number: 10580653Abstract: A method of forming a semiconductor device includes irradiating a semiconductor body with particles. Dopant ions are implanted into the semiconductor body such that the dopant ions are configured to be activated as donors or acceptors. Thereafter, the semiconductor body is processed thermally.Type: GrantFiled: November 10, 2016Date of Patent: March 3, 2020Assignee: Infineon Technologies AGInventors: Franz-Josef Niedernostheide, Johannes Georg Laven, Hans-Joachim Schulze
-
Patent number: 10566462Abstract: A bipolar semiconductor device and method are provided. One embodiment provides a bipolar semiconductor device including a first semiconductor region of a first conductivity type having a first doping concentration, a second semiconductor region of a second conductivity type forming a pn-junction with the first semiconductor region, and a plurality of third semiconductor regions of the first conductivity type at least partially arranged in the first semiconductor region and having a doping concentration which is higher than the first doping concentration. Each of the third semiconductor regions is provided with at least one respective junction termination structure.Type: GrantFiled: July 30, 2009Date of Patent: February 18, 2020Assignee: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Frank Pfirsch, Franz-Josef Niedernostheide