Patents by Inventor Giuseppe Ferla
Giuseppe Ferla has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5933733Abstract: A zero thermal budget manufacturing process for a MOS-technology power device.Type: GrantFiled: June 21, 1995Date of Patent: August 3, 1999Assignees: SGS-Thomson Microelectronics, S.r.l., Consorzio Per La Ricerca Sulla Microelettronica Nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5900662Abstract: A MOS-gated power device includes a plurality of elementary functional units, each elementary functional unit including a body region of a first conductivity type formed in a semiconductor material layer of a second conductivity type having a first resistivity value. Under each body region a respective lightly doped region of the second conductivity type is provided having a second resistivity value higher than the first resistivity value.Type: GrantFiled: November 4, 1996Date of Patent: May 4, 1999Assignees: SGS Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Ferruccio Frisina, Giuseppe Ferla, Salvatore Rinaudo
-
Patent number: 5883412Abstract: A high-speed MOS-technology power device integrated structure includes a plurality of elementary functional units formed in a lightly doped semiconductor layer of a first conductivity type, the elementary functional units including channel regions of a second conductivity type covered by a conductive insulated gate layer including a polysilicon layer; the conductive insulated gate layer also including a highly conductive layer superimposed over the polysilicon layer and having a resistivity much lower than the resistivity of the polysilicon layer, so that a resistance introduced by the polysilicon layer is shunted with a resistance introduced by the highly conductive layer and the overall resistivity of the conductive insulated gate layer is lowered.Type: GrantFiled: July 13, 1995Date of Patent: March 16, 1999Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5874338Abstract: A MOS-technology power device including a semiconductor material layer of a first conductivity type having a body region disposed therein. The body region includes a heavily doped region of a second conductivity type, a lightly doped region of the second conductivity type and a heavily doped region of the first conductivity type and a process of making same. A method of making the semiconductor device includes forming an insulated gate layer on portions of the surface of the semiconductor material layer to leave selected portions of the semiconductor material layer exposed. Ions of the second conductivity type are implanted into the selected regions of the semiconductor material layer. The implanted ions are thermally diffused to form body regions, each body region including a heavily doped region substantially aligned with the edges of the insulated gate layer, and a lightly doped region formed by lateral diffusion of the first dopant under the insulated gate layer.Type: GrantFiled: June 21, 1995Date of Patent: February 23, 1999Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5851855Abstract: A process for manufacturing a MOS-technology power device chip and package assembly, the MOS-technology power device chip comprises a semiconductor material layer in which a plurality of elementary functional units is integrated, each elementary functional unit contributing a respective fraction to an overall current and including a first doped region of a first conductivity type formed in the semiconductor layer, and a second doped region of a second conductivity type formed inside the first doped region; the package comprises a plurality of pins for the external electrical and mechanical connection; the plurality of elementary functional its is composed of sub-pluralities of elementary functional units, the second doped regions of all the elementary functional units of each sub-plurality being contacted by a same respective metal plate electrically insulated from the metal plates contacting the second doped regions of all the elementary functional units of the other sub-pluralities; each of the metal platesType: GrantFiled: February 4, 1997Date of Patent: December 22, 1998Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5841167Abstract: A MOS-gated power device integrated structure comprises a plurality of elementary units formed in a semiconductor material layer of a first conductivity type. Each elementary unit is formed in a body stripe of a second conductivity type. There are a plurality of body stripes of the second conductivity type extending substantially in parallel to each other and at least one source region of the first conductivity type disposed within each body stripe. A conductive gate layer is insulatively disposed over the semiconductor material layer between the body stripes in the form of a first web structure. A second web structure of the second conductivity type is formed in the semiconductor material layer and comprises an annular frame portion surrounding the plurality of bodystripes and at least one first elongated stripe extending between two sides of the annular frame portion in a direction substantially orthogonal to the body stripes and that is merged at each end with the annular frame portion.Type: GrantFiled: December 23, 1996Date of Patent: November 24, 1998Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Antonio Grimaldi, Antonino Schillaci, Ferruccio Frisina, Giuseppe Ferla
-
Patent number: 5817546Abstract: A process forms a MOS-technology power device including a semiconductor material layer of a first conductivity type and a body region disposed therein. The body region includes a heavily doped region of a second conductivity type, a lightly doped region of the second conductivity type and a heavily doped region of the first conductivity type. The process includes forming an insulated gate layer on portions of the surface of the semiconductor material layer to leave selected portions of the semiconductor material layer exposed. A dopant of the second conductivity type is implanted twice at different concentrations and energies into the selected regions of the semiconductor material layer. The implanted ions are thermally diffused to form body regions, each body region including a heavily doped region substantially aligned with the edges of the insulated gate layer, and a lightly doped region formed by lateral diffusion of the first dopant under the insulated gate layer.Type: GrantFiled: December 19, 1995Date of Patent: October 6, 1998Assignees: STMicroelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5811335Abstract: An electronic semiconductor device (20) with a control electrode (19) consisting of self-aligned polycrystalline silicon (4) and silicide (12), of the type in which said control electrode (19) is formed above a portion (1) of semiconductor material which accommodates active areas (9) of the device (20) laterally with respect to the electrode, has the active areas (9) at least partially protected by an oxide layer (10) while the silicide layer (12) is obtained by means of direct reaction between a cobalt film deposited on the polycrystalline silicon (4) and on the oxide layer (10). (FIG.Type: GrantFiled: June 17, 1996Date of Patent: September 22, 1998Assignee: Consorzio per la Ricera sulla Micro-elettronica nel MezzogiornoInventors: Antonello Santangelo, Giuseppe Ferla
-
Patent number: 5670392Abstract: A process for manufacturing high-density MOS-technology power devices includes the steps of: forming a conductive insulated gate layer on a surface of a lightly doped semiconductor material layer of a first conductivity type; forming an insulating material layer over the insulated gate layer; selectively removing the insulating material layer and the underlying insulated gate layer to form a plurality of elongated windows having two elongated edges and two short edges, delimiting respective uncovered surface stripes of the semiconductor material layer; implanting a high dose of a first dopant of the first conductivity type along two directions which lie in a plane transversal to said elongated windows and orthogonal to the semiconductor material layer surface, and which are substantially symmetrically tilted at a first prescribed angle with respect to a direction orthogonal to the semiconductor material layer surface, the first angle depending on the overall thickness of the insulated gate layer and of the inType: GrantFiled: June 30, 1995Date of Patent: September 23, 1997Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca Sulla Microettronica nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5667905Abstract: An electro-luminescent material and solid state electro-luminescent device comprising a mixed material layer formed of a mixture of silicon and silicon oxide doped with rare earth ions so as to show intense room-temperature photo- and electro-luminescence is described. The luminescence is due to internal transitions of the rare earth ions. The mixed material layer has an oxygen content ranging from 1 to 65 atomic % and is produced by vapor deposition and rare earth ions implant. A separated implant with elements of the V or III column of the periodic table of elements gives rise to a PN junction. The so obtained structure is then subjected to thermal treatment in the range 400.degree.-1100.degree. C.Type: GrantFiled: October 17, 1995Date of Patent: September 16, 1997Assignee: Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Salvatore Ugo Campisano, Salvatore Lombardo, Giuseppe Ferla, Albert Polman, Gerard Nicolaas Van Den Hoven
-
Patent number: 5631476Abstract: In a MOS-technology power device chip and package assembly, the MOS-technology power device chip comprises a semiconductor material layer in which a plurality of elementary functional units is integrated, each elementary functional unit contributing a respective fraction to an overall current and including a first doped region of a first conductivity type formed in the semiconductor layer, and a second doped region of a second conductivity type formed inside the first doped region; the package comprises a plurality of pins for the external electrical and mechanical connection; the plurality of elementary functional units is composed of sub-pluralities of elementary functional units, the second doped regions of all the elementary functional units of each sub-plurality being contacted by a same respective metal plate electrically insulated from the metal plates contacting the second doped regions of all the elementary functional units of the other sub-pluralities; each of the metal plates are connected, throughType: GrantFiled: August 1, 1995Date of Patent: May 20, 1997Assignees: SGS-Thomson Microelectronics S.r.l., Consorzio per la Ricerca sulla Microelettronica Nel MezzogiornoInventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5631483Abstract: A power device integrated structure includes a semiconductor substrate of a first conductivity type, a semiconductor layer of a second conductivity type superimposed over the substrate, a plurality of first doped regions of the first conductivity type formed in the semiconductor layer, and a respective plurality of second doped regions of the second conductivity type formed inside the first doped regions. The power device includes: a power MOSFET having a fisrt electrode region formed by the second doped regions and a second electrode region formed by the semiconductor layer; a first bipolar junction transistor having an emitter, a base and a collector respectively formed by the substrate, the semiconductor layer and the first doped regions; and a second bipolar junction transistor having an emitter, a base and a collector respectively formed by the second doped regions, the first doped regions and the semiconductor layer.Type: GrantFiled: August 1, 1995Date of Patent: May 20, 1997Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Giuseppe Ferla, Ferruccio Frisina
-
Patent number: 5580663Abstract: An electro-luminescent material and solid state electro-luminescent device comprising a mixed material layer formed of a mixture of silicon and silicon oxide doped with rare earth ions so as to show intense room-temperature photo- and electro-luminescence is described. The luminescence is due to internal transitions of the rare earth ions. The mixed material layer has an oxygen content ranging from 1 to 65 atomic % and is produced by vapor deposition and rare earth ions implant. A separated implant with elements of the V or III column of the periodic table of elements gives rise to a PN junction. The so obtained structure is then subjected to thermal treatment in the range 400.degree.-1100.degree. C.Type: GrantFiled: September 30, 1994Date of Patent: December 3, 1996Assignee: Consorzio per la Ricerca sulla Microelettronica nel MezzogiornoInventors: Salvatore U. Campisano, Salvatore Lombardo, Giuseppe Ferla, Albert Polman, Gerard N. Van Den Hoven
-
Patent number: 5468660Abstract: A bipolar power device and a fast diode are formed in a single chip of semiconductor material. The chip contains a first area having high minority carrier lifetimes in which the bipolar power device is formed. The bipolar power device is therefore capable of handling high current densities. At least one second area of the device is formed with reduced minority carrier lifetimes, with a fast diode being formed in this region.Type: GrantFiled: May 31, 1994Date of Patent: November 21, 1995Assignees: Consorzio per la Ricerca Sulla Microelettronica Nel Mezzogiorno, SGS-Thomson Microelectronics S.r.l.Inventors: Ferruccio Frisina, Giuseppe Ferla
-
Patent number: 5397745Abstract: Plural modular elementary semiconductor power components are respectively contained within plural semiconductor chip regions of a same semiconductor slice. A metallic layer covers a first surface of the semiconductor slice and is commonly connected to anode electrodes of the plural elementary power components. Plural space apart quadrangular metallic layer regions respectively cover the plural semiconductor chip regions on a second surface of the semiconductor slice and are respectively connected to cathode electrodes of the plural elementary power components. Plural first metallic tracks are spaced apart from and surround the respective plural metallic layer regions on the second surface of the semiconductor slice. Each respective first metallic track is connected to a control electrode of the elementary power component contained within the semiconductor chip regions surrounded by the respective first metallic track.Type: GrantFiled: June 17, 1993Date of Patent: March 14, 1995Assignees: SGS-Thomson Microelectronics S.r.L., Ansaldo Trasporti S.p.A.Inventors: Giuseppe Ferla, Cesare Ronsisvalle, Pier E. Zani
-
Patent number: 5343068Abstract: A bipolar power device and a fast diode are formed in a single chip of semiconductor material. The chip contains a first area having high minority carrier lifetimes in which the bipolar power device is formed. The bipolar power device is therefore capable of handling high current densities. At least one second area of the device is formed with reduced minority carrier lifetimes, with a fast diode being formed in this region.Type: GrantFiled: March 18, 1992Date of Patent: August 30, 1994Assignees: Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno, SGS-Thomson Microelectronics S.R.L.Inventors: Ferruccio Frisina, Giuseppe Ferla
-
Patent number: 5250821Abstract: Plural modular elementary semiconductor power components are respectively contained within plural semiconductor chip regions of a same semiconductor slice. A metallic layer covers a first surface of the semiconductor slice and is commonly connected to anode electrodes of the plural elementary power components. Plural space apart quadrangular metallic layer regions respectively cover the plural semiconductor chip regions on a second surface of the semiconductor slice and are respectively connected to cathode electrodes of the plural elementary power components. Plural first metallic tracks are spaced apart from and surround the respective plural metallic layer regions on the second surface of the semiconductor slice. Each respective first metallic track is connected to a control electrode of the elementary power component contained within the semiconductor chip regions surrounded by the respective first metallic track.Type: GrantFiled: January 9, 1992Date of Patent: October 5, 1993Assignees: SGS-Thomson Microelectronisc S.r.L., Ansaldo Transporti S.p.A.Inventors: Giuseppe Ferla, Cesare Ronsisvalle, Pier E. Zani
-
Patent number: 5221855Abstract: A monolithic vertical-type semiconductor power device comprises an N+ type substrate 1 over which there is superimposed an N- type epitaxial layer 2 in which there is obtained a P type isolation pocket 3. The pocket 3 contains N type regions 4, 15 and P type regions 6 which in turn contain N+ type regions 11, 12 and P type regions 7, 9, 10 which define circuit components of the device. Isolation pocket 3 is wholly covered by a first metallisation 21 connect to ground. The metallisation 21 is in turn protected by a layer of insulating material 18 suitable for allowing the crossing of metal tracks or of a second metallisation for the connection of the different components.Type: GrantFiled: October 30, 1990Date of Patent: June 22, 1993Assignee: SGS-Thomson Microelectronics S.r.l.Inventors: Giuseppe Ferla, Sergio Palara
-
Patent number: 5141883Abstract: A process for the manufacture of power-MOS semiconductor devices achieves high cell density by the use of self-aligning techniques and photographic exposure equipment of the stepper type. The process calls for definition and formation of the source by a complementary spacer technique and metallization of the source and gate contact areas by silicides after formation of spacers on the gate wall.Type: GrantFiled: December 24, 1990Date of Patent: August 25, 1992Assignee: SGS-Thomson Microelectronics S.r.L.Inventors: Giuseppe Ferla, Carmelo Magro, Paolo Lanza
-
Patent number: RE35642Abstract: A description is given of two versions of an integrated structure in the emitter switching configuration comprising a high-voltage bipolar power transistor on a low-voltage MOS power transistor. In the vertical MOS version, the emitter region of the bipolar transistor is completely buried, partly in a first N-epitaxial layer and partly in a second N epitaxial layer; the MOS is located above the emitter region. The bipolar is thus completely buried active sturcture. In the horizontal MOS version, in a N-epitaxial layer there are two P+regions, the tint, which constitutes the base of the bipolar transistor, receives the N+emitter region of the same transistor; the second receives two N+regions which constitute the MOS source and drain regions, respectively; the front of the chip is provided with metal plating to ensure the connection between the MOS drain and the bipolar emitter contacts.Type: GrantFiled: May 22, 1995Date of Patent: October 28, 1997Assignee: SGS-Thomson Microelectronics, S.r.l.Inventors: Ferruccio Frisina, Giuseppe Ferla