Patents by Inventor Hideyuki Sugiyama
Hideyuki Sugiyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8470816Abstract: The present invention relates to a compound represented by the formula wherein ring A is a nitrogen-containing heterocycle optionally further having substituent(s), ring B is an aromatic ring optionally having substituent(s), ring C is a cyclic group optionally having substituent(s), R1 is a hydrogen atom, a hydrocarbon group optionally having substituent(s), an acyl group, a heterocyclic group optionally having substituent(s) or an amino group optionally having substituent(s), R2 is an optionally halogenated C1-6 alkyl group, m and n are each an integer of 0 to 5, m+n is an integer of 2 to 5, and is a single bond or a double bond, or a salt thereof and the like. Since the compound has a superior tachykinin receptor antagonistic action, and is useful as an agent for the prophylaxis or treatment of various diseases such as lower urinary tract diseases, gastrointestinal diseases, central nervous system diseases and the like.Type: GrantFiled: December 2, 2008Date of Patent: June 25, 2013Assignee: Takeda Pharmaceutical Company LimitedInventors: Yoshinori Ikeura, Junya Shirai, Hideyuki Sugiyama, Yuji Nishikimi, Taku Kamei, Nobuki Sakauchi
-
Publication number: 20130077388Abstract: One embodiment provides a magnetic memory element, including: a first ferromagnetic layer whose magnetization is variable; a second ferromagnetic layer which has a first band split into a valence band and a conduction band and a second band being continuous at least from the valence band to the conduction band; and a nonmagnetic layer provided between the first ferromagnetic layer and the second ferromagnetic layer.Type: ApplicationFiled: June 26, 2012Publication date: March 28, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Takao Marukame, Mizue Ishikawa, Hideyuki Sugiyama, Masahiko Nakayama, Tatsuya Kishi, Hiroaki Yoda, Yoshiaki Saito
-
Publication number: 20130075843Abstract: A spin transistor according to an embodiment includes: a first magnetic layer formed above a substrate and serving as one of a source and a drain; an insulating film having a lower face facing to an upper face of the first magnetic layer, an upper face opposed to the lower face, and a side face different from the lower and upper faces, the insulating film being formed on the upper face of the first magnetic layer and serving as a channel; a second magnetic layer formed on the upper face of the insulating film and serving as the other one of the source and the drain; a gate electrode formed along the side face of the insulating film; and a gate insulating film located between the gate electrode and the side face of the insulating film.Type: ApplicationFiled: June 18, 2012Publication date: March 28, 2013Applicant: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Takao Marukame, Tetsufumi Tanamoto, Hideyuki Sugiyama, Mizue Ishikawa, Yoshiaki Saito
-
Patent number: 8405443Abstract: A pass transistor circuit according to an embodiment includes: a first input/output terminal connected to a first signal line; a second input/output terminal connected to a second signal line; a first device having a first terminal connected to a first power supply and a second terminal; a second device having a third terminal connected to the second terminal and a fourth terminal connected to a second power supply; a first transistor having one of source/drain connected to the second terminal, a gate receiving a first control signal; and a second transistor having a gate connected to the other one of source/drain of the first transistor, one of source/drain connected to the first input/output terminal, and the other one of source/drain connected to the second input/output terminal. One of the first and second devices is a nonvolatile memory device, the other one of the first and second devices is a MOSFET.Type: GrantFiled: March 14, 2012Date of Patent: March 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hideyuki Sugiyama, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito
-
Patent number: 8385114Abstract: Certain embodiments provide a nonvolatile memory circuit in which a first p-channel MOS transistor and a first n-channel spin MOS transistor are connected in series, a second p-channel MOS transistor and a second n-channel spin MOS transistor are connected in series, gates of the first p-channel MOS transistor and the first n-channel spin MOS transistor are connected, gates of the second p-channel MOS transistor and the second n-channel spin MOS transistor are connected, a first n-channel transistor includes a drain connected to a drain of the first p-channel transistor and the gate of the second p-channel transistor, a second n-channel transistor includes a drain connected to a drain of the second p-channel transistor and the gate of the first p-channel transistor, and gates of the first and second n-channel transistors are connected.Type: GrantFiled: January 30, 2012Date of Patent: February 26, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hideyuki Sugiyama, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito
-
Patent number: 8373437Abstract: A look-up table circuit according to an embodiment includes: a variable resistance circuit including variable resistance devices and selecting a variable resistance device from the variable resistance devices based on an input signal; a reference circuit having a resistance value between the largest resistance value and the smallest resistance value of the variable resistance circuit; a first n-channel MOSFET including a source connected to a terminal of the variable resistance circuit and a gate connected to a drain; a second n-channel MOSFET including a source connected to a terminal of the reference circuit and a gate connected to the gate of the first n-channel MOSFET; a first current supply circuit to supply a current to the variable resistance circuit; a second current supply circuit to supply a current to the reference circuit; and a comparator comparing voltages at a first input terminal and a second input terminal.Type: GrantFiled: September 21, 2011Date of Patent: February 12, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hideyuki Sugiyama, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito
-
Patent number: 8357962Abstract: A spin transistor includes a source electrode, a drain electrode, and a gate electrode on a semiconductor substrate. At least one of the source electrode and the drain electrode includes a semiconductor region and a magnetic layer. The semiconductor region is formed in the semiconductor substrate. The magnetic layer is formed on the semiconductor region, and contains a crystalline Heusler alloy containing at least one of cobalt (Co) and iron (Fe). The semiconductor region and the magnetic layer contain the same impurity element.Type: GrantFiled: February 5, 2010Date of Patent: January 22, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Hideyuki Sugiyama, Yoshiaki Saito
-
Patent number: 8335059Abstract: A magnetoresistive effect element includes a first ferromagnetic layer, Cr layer, Heusler alloy layer, barrier layer, and second ferromagnetic layer. The first ferromagnetic layer has the body-centered cubic lattice structure. The Cr layer is formed on the first ferromagnetic layer and has the body-centered cubic lattice structure. The Heusler alloy layer is formed on the Cr layer. The barrier layer is formed on the Heusler alloy layer. The second ferromagnetic layer is formed on the barrier layer.Type: GrantFiled: June 26, 2012Date of Patent: December 18, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Mizue Ishikawa, Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Patent number: 8330196Abstract: A semiconductor device according to an embodiment includes: a semiconductor layer; source and drain regions in the semiconductor layer; a magnetic metal semiconductor compound film on each of the source and drain regions, the magnetic metal semiconductor compound film including the same semiconductor as a semiconductor of the semiconductor layer and a magnetic metal; a gate insulating film on the semiconductor layer between the source region and the drain region; a gate electrode on the gate insulating film; a gate sidewall formed at a side portion of the gate electrode, the gate sidewall being made of an insulating material; a film stack formed on the magnetic metal semiconductor compound film on each of the source and drain regions, the film stack including a magnetic layer; and an oxide layer formed on the gate sidewall, the oxide layer containing the same element as an element in the film stack.Type: GrantFiled: March 14, 2012Date of Patent: December 11, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Hideyuki Sugiyama, Yoshiaki Saito
-
Patent number: 8310862Abstract: It is made possible to provide a highly reliable magnetoresistive effect element and a magnetic memory that operate with low power consumption and current writing and without element destruction. The magnetoresistive effect element includes a first magnetization pinned layer comprising at least one magnetic layer and in which a magnetization direction is pinned, a magnetization free layer in which a magnetization direction is changeable, a tunnel barrier layer provided between the first magnetization pinned layer and the magnetization free layer, a non-magnetic metal layer provided on a first region in an opposite surface of the magnetization free layer from the tunnel barrier layer, a dielectric layer provided on a second region other than the first region in the opposite surface of the magnetization free layer from the tunnel barrier layer; and a second magnetization pinned layer provided to cover opposite surfaces of the non-magnetic metal layer and the dielectric layer from the magnetization free layer.Type: GrantFiled: June 10, 2009Date of Patent: November 13, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Publication number: 20120273856Abstract: A magnetoresistive effect element includes a first ferromagnetic layer, Cr layer, Heusler alloy layer, barrier layer, and second ferromagnetic layer. The first ferromagnetic layer has the body-centered cubic lattice structure. The Cr layer is formed on the first ferromagnetic layer and has the body-centered cubic lattice structure. The Heusler alloy layer is formed on the Cr layer. The barrier layer is formed on the Heusler alloy layer. The second ferromagnetic layer is formed on the barrier layer.Type: ApplicationFiled: June 26, 2012Publication date: November 1, 2012Inventors: Mizue ISHIKAWA, Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Patent number: 8294489Abstract: A programmable logic circuit includes: an input circuit configured to receive a plurality of input signals; and a programmable cell array including a plurality of unit programmable cells arranged in a matrix form, each of the unit programmable cells including a first memory circuit of resistance change type including a first transistor and a second memory circuit of resistance change type including a second transistor, the first and second memory circuits connected in parallel, each gate of the first transistors on same row respectively receiving one input signal, each gate of the second transistors on same row receiving an inverted signal of the one input signal, output terminals of the first and second memory circuits on same column being connected to a common output line.Type: GrantFiled: March 16, 2009Date of Patent: October 23, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tetsufumi Tanamoto, Hideyuki Sugiyama, Kazutaka Ikegami, Yoshiaki Saito
-
Publication number: 20120250399Abstract: A memory circuit according to an embodiment includes: a first transistor including a first source/drain electrode, a second source/drain electrode, and a first gate electrode; a second transistor including a third source/drain electrode connected to the second source/drain electrode, a fourth source/drain electrode, and a second gate electrode; a third transistor and a fourth transistor forming an inverter circuit, the third transistor including a fifth source/drain electrode, a sixth source/drain electrode, and a third gate electrode connected to the second source/drain electrode, the fourth transistor including a seventh source/drain electrode connected to the sixth source/drain electrode, an eighth source/drain electrode, and a fourth gate electrode connected to the second source/drain electrode; and an output terminal connected to the sixth source/drain electrode.Type: ApplicationFiled: February 23, 2012Publication date: October 4, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideyuki SUGIYAMA, Masato ODA, Shinobu FUJITA, Tetsufumi TANAMOTO, Mizue ISHIKAWA, Takao MARUKAME, Tomoaki INOKUCHI, Yoshiaki SAITO
-
Patent number: 8264024Abstract: A spin transistor includes a non-magnetic semiconductor substrate having a channel region, a first area, and a second area. The channel region is between the first and the second areas. The spin transistor also includes a first conductive layer located above the first area and made of a ferromagnetic material magnetized in a first direction; and a second conductive layer located above the second area and made of a ferromagnetic material magnetized in one of the first direction and a second direction that is antiparallel with respect to the first direction. The channel region introduces electron spin between the conductive layers. The spin transistor also includes a gate electrode located between the conductive layers and above the channel region; and a tunnel barrier film located between the non-magnetic semiconductor substrate and at least one of the conductive layers.Type: GrantFiled: June 22, 2011Date of Patent: September 11, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Saito, Hideyuki Sugiyama
-
Publication number: 20120223762Abstract: A pass transistor circuit according to an embodiment includes: a first input/output terminal connected to a first signal line; a second input/output terminal connected to a second signal line; a first device having a first terminal connected to a first power supply and a second terminal; a second device having a third terminal connected to the second terminal and a fourth terminal connected to a second power supply; a first transistor having one of source/drain connected to the second terminal, a gate receiving a first control signal; and a second transistor having a gate connected to the other one of source/drain of the first transistor, one of source/drain connected to the first input/output terminal, and the other one of source/drain connected to the second input/output terminal. One of the first and second devices is a nonvolatile memory device, the other one of the first and second devices is a MOSFET.Type: ApplicationFiled: March 14, 2012Publication date: September 6, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Hideyuki Sugiyama, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito
-
Publication number: 20120218802Abstract: One embodiment provides a content addressable memory, including: a pair of spin MOSFETs including: a first spin MOSFET whose magnetization state is set in accordance with stored data; and a second spin MOSFET whose magnetization state is set in accordance with the stored data, the second spin MOSFET being connected in parallel with the first spin MOSFET; a first wiring configured to apply a gate voltage so that any one of the first spin MOSFET and the second spin MOSFET becomes electrically conductive in accordance with search data; and a second wiring configured to apply a current to both of the first spin MOSFET and the second spin MOSFET.Type: ApplicationFiled: February 23, 2012Publication date: August 30, 2012Inventors: Takao MARUKAME, Tomoaki INOKUCHI, Hideyuki SUGIYAMA, Mizue ISHIKAWA, Yoshiaki SAITO, Atsuhiro KINOSHITA, Kosuke TATSUMURA
-
Patent number: 8243400Abstract: A magnetoresistive effect element includes a first ferromagnetic layer, Cr layer, Heusler alloy layer, barrier layer, and second ferromagnetic layer. The first ferromagnetic layer has the body-centered cubic lattice structure. The Cr layer is formed on the first ferromagnetic layer and has the body-centered cubic lattice structure. The Heusler alloy layer is formed on the Cr layer. The barrier layer is formed on the Heusler alloy layer. The second ferromagnetic layer is formed on the barrier layer.Type: GrantFiled: December 23, 2008Date of Patent: August 14, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Mizue Ishikawa, Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Patent number: 8217438Abstract: A spin memory includes a magneto-resistance element having a first ferromagnetic layer in which a magnetization direction is pinned, a second ferromagnetic layer in which a magnetization direction changes, and a first nonmagnetic layer between the first and second ferromagnetic layers, a lower electrode and an upper electrode extending in a direction between 45 degrees and 90 degrees relative to an axis of hard magnetization of the second ferromagnetic layer, and sandwiching the magneto-resistance element at one end in a longitudinal direction, a switching element connected to another end in a longitudinal direction of the lower electrode, and a bit line connected to another end in a longitudinal direction of the upper electrode, wherein writing is carried out by supplying spin-polarized electrons to the second ferromagnetic layer and applying a magnetic field from the lower electrode and the upper electrode to the second ferromagnetic layer.Type: GrantFiled: August 5, 2010Date of Patent: July 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomoaki Inokuchi, Yoshiaki Saito, Hideyuki Sugiyama
-
Publication number: 20120168838Abstract: A semiconductor device according to an embodiment includes: a semiconductor layer; source and drain regions in the semiconductor layer; a magnetic metal semiconductor compound film on each of the source and drain regions, the magnetic metal semiconductor compound film including the same semiconductor as a semiconductor of the semiconductor layer and a magnetic metal; a gate insulating film on the semiconductor layer between the source region and the drain region; a gate electrode on the gate insulating film; a gate sidewall formed at a side portion of the gate electrode, the gate sidewall being made of an insulating material; a film stack formed on the magnetic metal semiconductor compound film on each of the source and drain regions, the film stack including a magnetic layer; and an oxide layer formed on the gate sidewall, the oxide layer containing the same element as an element in the film stack.Type: ApplicationFiled: March 14, 2012Publication date: July 5, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takao MARUKAME, Mizue Ishikawa, Tomoaki Inokuchi, Hideyuki Sugiyama, Yoshiaki Saito
-
Publication number: 20120119274Abstract: Certain embodiments provide a nonvolatile memory circuit in which a first p-channel MOS transistor and a first n-channel spin MOS transistor are connected in series, a second p-channel MOS transistor and a second n-channel spin MOS transistor are connected in series, gates of the first p-channel MOS transistor and the first n-channel spin MOS transistor are connected, gates of the second p-channel MOS transistor and the second n-channel spin MOS transistor are connected, a first n-channel transistor includes a drain connected to a drain of the first p-channel transistor and the gate of the second p-channel transistor, a second n-channel transistor includes a drain connected to a drain of the second p-channel transistor and the gate of the first p-channel transistor, and gates of the first and second n-channel transistors are connected.Type: ApplicationFiled: January 30, 2012Publication date: May 17, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Hideyuki Sugiyama, Tetsufumi Tanamoto, Takao Marukame, Mizue Ishikawa, Tomoaki Inokuchi, Yoshiaki Saito