Patents by Inventor Hsiang-Lan Lung
Hsiang-Lan Lung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200328223Abstract: A memory device comprises a stack of conductive layers, and an array of pillars through the stack. Each of the pillars comprises a plurality of series-connected memory cells located in a layout pattern of pillar locations at cross-points between the pillars and the conductive layers. The pillars in the array are arranged in a set of rows of pillars extending in a first direction. First and second source lines are disposed vertically through the pillars of first and second particular rows of pillars. The set of rows of pillars includes a subset of rows of pillars including multiple members disposed between the first source line and the second source line. A source line conductor is disposed beneath and electrically connected to the first source line, the second source line, and the subset of rows of pillars disposed between the first and second source lines.Type: ApplicationFiled: April 15, 2019Publication date: October 15, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Publication number: 20200328224Abstract: A memory device comprises a plurality of stacks of bit lines alternating with insulating strips over an insulating layer on a substrate, and a plurality of vertical gate structures disposed between the stacks. Vertical channel structures and memory elements are disposed between outside surfaces of the vertical gate structures and sidewalls of insulating strips in the stacks of bit lines. The vertical channel structures provide channels between adjacent bit lines in the stacks. A plurality of word line transistors is disposed over and connected to respective vertical gate structures. A plurality of word lines is disposed over and connected to the word line transistors. The memory device comprises circuitry connected to the bit lines to apply bit line and source line voltages to the bit lines.Type: ApplicationFiled: April 9, 2019Publication date: October 15, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Publication number: 20200295083Abstract: A voltage sensitive switching device has a first electrode, a second electrode, and a switching layer between the first and second electrodes. An in situ barrier layer is disposed between the first and second electrodes. The barrier layer comprises a composition including silicon and carbon. The switching device can be used in memory devices, including 3D cross-point memory.Type: ApplicationFiled: March 15, 2019Publication date: September 17, 2020Applicants: MACRONIX INTERNATIONAL CO., LTD., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huai-Yu CHENG, I-Ting KUO, Hsiang-Lan LUNG, Robert L. Bruce, Fabio Carta
-
Publication number: 20200227432Abstract: A memory device comprises a stack of conductive strips separated by insulating layers on a substrate, and a vertical channel structure disposed in a hole through the stack of conductive strips to the substrate. A vertical channel structure is disposed in a hole through the stack of conductive strips to the substrate. Charge storage structures are disposed at cross points of the conductive strips and the vertical channel structure, the charge storage structures including multiple layers of materials. The insulating layers have sidewalls recessed from the vertical channel structure. A charge storage layer of the multiple layers of materials of the charge storage structures lines sidewalls of the insulating layers. Dielectric material is disposed between the vertical channel structure and the charge storage layer on sidewalls of the insulating layers.Type: ApplicationFiled: January 14, 2019Publication date: July 16, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Publication number: 20200176056Abstract: A device comprises a first block of memory cells, a second block of memory cells to store a feature array, and a third block of memory cells to store an array of output values. Sensing circuitry is coupled to the first block of memory cells and the second block of memory cells to compare electrical differences between the memory cells in the first block and the memory cells in the second block to generate the array of output values. Writing circuitry is operatively coupled to the third block to store the array of output values in the third block of memory cells.Type: ApplicationFiled: November 30, 2018Publication date: June 4, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsiang-Lan Lung
-
Patent number: 10672469Abstract: A device comprises a first block of memory cells, a second block of memory cells to store a feature array, and a third block of memory cells to store an array of output values. Sensing circuitry is coupled to the first block of memory cells and the second block of memory cells to compare electrical differences between the memory cells in the first block and the memory cells in the second block to generate the array of output values. Writing circuitry is operatively coupled to the third block to store the array of output values in the third block of memory cells.Type: GrantFiled: November 30, 2018Date of Patent: June 2, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsiang-Lan Lung
-
Publication number: 20200134437Abstract: A method comprises a first block of memory cells to store an input array, and a second block of memory cells. Pooling circuitry is operatively coupled to the first block of memory cells to execute in-place pooling according to a function over the input array to generate an array of output values. Writing circuitry is operatively coupled to the second block to store the array of output values in the second block of memory cells. Analog sensing circuitry is coupled to the first block of memory cells to generate analog values for the input array, wherein the pooling circuitry receives the analog values as inputs to the function. The writing circuitry operatively coupled to the second block is configured to store an analog level in each cell of the second block for the array of output values.Type: ApplicationFiled: October 24, 2018Publication date: April 30, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsiang-Lan Lung
-
Patent number: 10636812Abstract: A memory device, which can be configured as a 3D NAND flash memory, includes a plurality of stacks of conductive strips. The plurality of stacks of conductive strips includes a plurality of intermediate levels of conductive strips configured as word lines and an upper level of conductive strips configured as string select lines. A plurality of first patterned conductors is disposed above the plurality of stacks of conductive strips. A plurality of linking elements connects conductive strips in respective intermediate levels in the plurality of intermediate levels of conductive strips to first patterned conductors in the plurality of first patterned conductors. The linking elements in the plurality of linking elements include switches responsive to signals in conductive strips in the upper level of conductive strips.Type: GrantFiled: February 14, 2019Date of Patent: April 28, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Patent number: 10593875Abstract: A plurality of memory cells in a cross-point array in which the memory cell stacks in the cross-points include a switch element, a conductive barrier layer, and a memory cell in series, and having sides aligned within the cross-point area of the corresponding cross-point. The memory cells in the stacks include confinement spacers within the cross-point area having outside surfaces on a pair of opposing sides of the stack, and a body of programmable resistance memory material confined between inside surfaces of the spacers.Type: GrantFiled: June 15, 2018Date of Patent: March 17, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Patent number: 10541271Abstract: A voltage sensitive switching device is described having a superlattice-like cell structure comprising layers of ovonic materials, such as chalcogenide alloys. Memory cells can include the switching device, such as can be utilized in a cross-point memory.Type: GrantFiled: October 18, 2017Date of Patent: January 21, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Huai-Yu Cheng, Hsiang-Lan Lung, I-Ting Kuo
-
Publication number: 20190393268Abstract: A plurality of memory cells in a cross-point array in which the memory cell stacks in the cross-points include a switch element, a conductive barrier layer, and a confined cell structure in series, and having sides aligned within the cross-point area of the corresponding cross-point, the confined cell structure including surfactant spacers within the cross-point area having outside surfaces on a pair of opposing sides of the stack, and a body of programmable resistance memory material confined between inside surfaces of the surfactant spacers. The memory cells can be operated as multi-level cells in a 3D array.Type: ApplicationFiled: June 21, 2018Publication date: December 26, 2019Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun LAI, Hsiang-Lan LUNG
-
Self-aligned di-silicon silicide bit line and source line landing pads in 3D vertical channel memory
Patent number: 10515810Abstract: A method for manufacturing a memory device comprises forming an initial silicide layer, including depositing and annealing a precursor metal over a layer of silicon material on a top surface of a stack of conductive strips in amounts effective to result in a majority of the initial silicide layer being a mono-silicon silicide of the precursor metal. The method comprises depositing and annealing additional silicon material over the initial silicide layer in amounts effective to result in formation of di-silicon silicide of the precursor metal to form a landing pad on the top surface of the stack of conductive strips, the formation of the di-silicon silicide of the precursor metal consuming mono-silicon silicide of the initial silicide layer so a majority of a silicide of the landing pad is di-silicon silicide.Type: GrantFiled: April 10, 2018Date of Patent: December 24, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung -
Publication number: 20190386213Abstract: A plurality of memory cells in a cross-point array in which the memory cell stacks in the cross-points include a switch element, a conductive barrier layer, and a memory cell in series, and having sides aligned within the cross-point area of the corresponding cross-point. The memory cells in the stacks include confinement spacers within the cross-point area having outside surfaces on a pair of opposing sides of the stack, and a body of programmable resistance memory material confined between inside surfaces of the spacers.Type: ApplicationFiled: June 15, 2018Publication date: December 19, 2019Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun LAI, Hsiang-Lan LUNG
-
Patent number: 10497437Abstract: An integrated circuit includes a three-dimensional cross point memory array having M levels of memory cells disposed in cross points of N first access line layers and P second access line layers. The integrated circuit further comprises first and second sets of first access line drivers. The first set of first access line drivers is operatively coupled to apply a common first operational voltage to selected first access lines in odd first access line layers. The second set of first access line drivers is operatively coupled to apply the common first operational voltage to selected first access lines in even first access layers. A plurality of sets of second access line drivers is operatively configured to apply a second operational voltage to selected second access lines in selected second access line layers.Type: GrantFiled: July 24, 2018Date of Patent: December 3, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Hsiang-Lan Lung
-
Patent number: 10497714Abstract: A 3D memory device includes a substrate, a multi-layers stack, at least one memory structure and an etching stop structure. The substrate has a trench. The multi-layers stack includes a first extending portion forming a non-straight angle with a bottom surface of the trench and a second extending portion, wherein both of the first extending portion and the second extending portion include a plurality of conductive layers and a plurality of insulating layers alternatively stacked in the trench. The memory structure is formed in the first extending portion. The etching stop structure is at least partially disposed in the second extending portion and has a material identical to that of the memory structure.Type: GrantFiled: July 31, 2017Date of Patent: December 3, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Publication number: 20190363098Abstract: A memory includes a plurality of levels of word lines interleaved with a plurality of levels of channel lines. Horizontal data storage levels are disposed between the plurality of levels of word lines and the plurality of levels of channel lines, the data storage levels including respective arrays of data storage regions in cross points of word lines and channel lines in adjacent levels of the plurality of levels of word lines and the plurality of levels of channel lines. Respective arrays of holes outside of the cross points are disposed in the channel line and word line levels. The channel lines and word lines have sides defined by undercut etch perimeters, along with air gaps or voids between the channel lines and word lines in each level. The word lines, bit lines and data storage nodes in each layer are vertically self-aligned.Type: ApplicationFiled: November 29, 2018Publication date: November 28, 2019Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsiang-Lan LUNG
-
Publication number: 20190355903Abstract: A 3D memory includes a plurality of first access line levels, a plurality of second access line levels and a plurality of memory cell levels, the memory cell levels being disposed between corresponding first access line levels and second access line levels. The first access line levels include a plurality of first access lines extending in a first direction, and a plurality of remnants of a first sacrificial material disposed between the first access lines. The second access line levels include a plurality of second access lines extending in a second direction and a plurality of remnants of a second sacrificial material disposed between the second access lines. The memory cell levels include an array of memory pillars disposed in the cross-points between the first access lines and the second access lines in adjacent first and second access line levels.Type: ApplicationFiled: January 28, 2019Publication date: November 21, 2019Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsiang-Lan LUNG, Erh-Kun LAI, Chiao-Wen YEH
-
Publication number: 20190355790Abstract: An integrated circuit includes a three-dimensional cross-point memory having a plurality of levels of memory cells disposed in cross points of first access lines and second access lines with alternating wide and narrow regions. The manufacturing process of the three-dimensional cross-point memory includes patterning with three patterns: a first pattern to define the memory cells, a second pattern to define the first access lines, and a third pattern to define the second access lines.Type: ApplicationFiled: December 27, 2018Publication date: November 21, 2019Inventors: Hsiang-Lan LUNG, Erh-Kun LAI, Ming-Hsiu LEE, Chiao-Wen YEH
-
Patent number: 10475811Abstract: A memory device memory device includes a multi-layers stack, a charge-trapping layer, a first channel layer and a SSL switch. The multi-layers stack includes a plurality of insulating layers, a plurality of conductive layers alternatively stacked with the insulating layers and at least one first through opening passing through the conductive layers. The charge-trapping layer blankets over a sidewall of the first through opening. The first channel layer is disposed in the first through opening. The SSL switch is disposed on the multi-layers stack and includes a second channel layer, a gate dielectric layer and a gate. The second channel layer is disposed on and electrically contacting to the first channel layer. The gate dielectric layer is disposed on the second channel layer and made of a material other than that for making the charge-trapping layer. The gate is disposed on the gate dielectric layer.Type: GrantFiled: November 13, 2018Date of Patent: November 12, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung
-
Patent number: 10453856Abstract: A memory device, which can be configured as a 3D NAND flash memory, includes a stack of conductive strips and an opening through the stack exposing sidewalls of conductive strips on first and second sides of the opening. Some of the conductive strips in the stack are configured as word lines. Data storage structures are disposed on the sidewalls of the stack. A vertical channel film is disposed vertically in contact with the data storage structures. The vertical channel film is connected at a proximal end to an upper channel pad over the stack, and at a distal end to a lower channel pad disposed in a lower level of the opening. The upper and lower channel pads may comprise an epitaxial semiconductor and be thicker than the vertical channel film disposed on the sidewalls of the stack.Type: GrantFiled: March 28, 2018Date of Patent: October 22, 2019Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Hsiang-Lan Lung