Patents by Inventor Junji Yano
Junji Yano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8108594Abstract: To provide a memory system that can surely restore management information even when a program error occurs during data writing. After “log writing (1)” for a pre-log, when a program error occurs when data writing is being performed (a data writing error), the memory system performs the data writing again without acquiring a pre-log corresponding to data rewriting processing. After finishing the data writing, the memory system acquires, without generating a post-log, a snapshot instead of the post-log and finishes the processing.Type: GrantFiled: February 10, 2009Date of Patent: January 31, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda, Hiroki Matsudaira
-
Patent number: 8108593Abstract: A system includes: a first input buffer that functions as an input buffer for a third storing area; and a second input buffer that functions as an input buffer for the third storing area and that separately stores data with a high update frequency for the third storing area. In the system, a plurality of data written in a first storing area or a second storing area are flushed to the first input buffer in units of logical blocks. Also, a plurality of data written in the first input buffer are relocated to the third storing area in units of logical blocks.Type: GrantFiled: March 2, 2009Date of Patent: January 31, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda, Wataru Okamoto, Ryoichi Kato
-
Publication number: 20110307667Abstract: A memory system according to an embodiment of the present invention comprises: a first management table that manages addresses concerning the data written in a first storing area; and a second management table that manages, in an address unit of a second management unit, information indicating temporal order of the data stored in the first storing area and manages, for each of addresses in a second management unit, number-of-valid-data information indicating a number of data in the first management unit included in the addresses in the second management unit.Type: ApplicationFiled: February 10, 2009Publication date: December 15, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Kosuke Hatsuda, Hidenori Matsuzaki, Ryoichi Kato
-
Patent number: 8060797Abstract: A semiconductor storage device can efficiently perform a refresh operation. A semiconductor storage device is provided which includes a non-volatile semiconductor memory storing data in blocks, the block being a unit of data erasing. A controlling unit is further included monitoring an error count of data stored in a monitored block selected from the blocks and for refreshing data in the monitored block in which the error count is equal to or larger than a threshold value.Type: GrantFiled: September 22, 2008Date of Patent: November 15, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Toshikatsu Hida, Shinichi Kanno, Hirokuni Yano, Kazuya Kitsunai, Shigehiro Asano, Junji Yano
-
Publication number: 20110264859Abstract: A memory system according to an embodiment of the present invention comprises: a data managing unit 120 is divided into a DRAM-layer managing unit 120a, a logical-NAND-layer managing unit 120b, and a physical-NAND-layer managing unit 120c to independently perform management of a DRAM layer, a logical NAND layer, and a physical NAND layer using the respective managing units to thereby perform efficient block management.Type: ApplicationFiled: February 10, 2009Publication date: October 27, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Kosuke Hatsuda, Hidenori Matsuzaki
-
Publication number: 20110238913Abstract: According to one embodiment, a disk array control device manages a plurality of drives as a single logical drive. The disk array control device includes a first register configured to store a to-be-accessed drive number which is designated by a host, and a control module. The control module is configured to receive a command from the host, determine whether the received command is a predetermined command which is used for maintenance of each of the drives, and execute, in a case where the received command is the predetermined command, a pass-through process of sending the received command to the drive which is designated by the to-be-accessed drive number in the first register.Type: ApplicationFiled: June 9, 2011Publication date: September 29, 2011Inventors: Takehiko Kurashige, Junji Yano
-
Publication number: 20110231734Abstract: A memory system includes a controlling unit that configured to control data transfer between the first and the second memory. The controlling unit executes copy processing for, after reading out data stored in a first page of the second memory to the first memory, writing the data in a second page of the second memory, determines, when executing the copy processing, whether the error correction processing for the data read out from the first page is successful, stores, when the error correction processing is successful, corrected data in the first memory and writes the corrected data in the second page, and reads out, when the error correction processing is unsuccessful, the data from the first page to the first memory and writes the data not subjected to the error correction processing in the second page.Type: ApplicationFiled: June 3, 2011Publication date: September 22, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji YANO, Hidenori Matsuzaki, Kosuke Hatsuda, Hiroki Matsudaira
-
Publication number: 20110219177Abstract: A memory system includes a nonvolatile memory including blocks as data erase units, a measuring unit which measures an erase time at which data in each block is erased, a block controller having a block table which associates a state value indicating one of a free state and a used state with the erase time for each block, a detector which detects blocks in which rewrite has collectively occurred within a short period, a first selector which selects a free block having an old erase time as a first block, a second selector which selects a block in use having an old erase time as a second block, and a leveling unit which moves data in the second block to the first block if the first block is included in the blocks detected by the detector.Type: ApplicationFiled: May 13, 2011Publication date: September 8, 2011Inventors: Shinichi Kanno, Hirokuni Yano, Toshikatsu Hida, Kazuya Kitsunai, Junji Yano
-
Patent number: 8015347Abstract: A memory system includes a nonvolatile memory including a plurality of blocks as data erase units, a measuring unit which measures an erase time at which data of each block is erased, and a block controller which writes data supplied from at least an exterior into a first block which is set in a free state and whose erase time is oldest.Type: GrantFiled: September 2, 2009Date of Patent: September 6, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Kazuya Kitsunai, Shinichi Kanno, Hirokuni Yano, Toshikatsu Hida, Junji Yano
-
Publication number: 20110185108Abstract: A memory system includes a volatile first storing unit, a nonvolatile second storing unit in which a plurality of memory cells that can store multi-value data are arranged, the memory cells having a plurality of pages, and a controller that performs data transfer between a host apparatus and the second storing unit via the first storing unit. The controller includes a save processing unit that backs up, when, before data is written in the second storing unit in a write-once manner, data is written in a lower order page of a memory cell same as that of a page in which the data is written, the data of the lower order page and a broken-information-restoration processing unit that restores, when the data in the lower order page is broken, the broken data using the backed-up data.Type: ApplicationFiled: February 10, 2009Publication date: July 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda
-
Publication number: 20110185107Abstract: A memory system includes a volatile first storing unit, a nonvolatile second storing unit, and a controller. The controller performs data transfer, stores management information including a storage position of the data stored in the second storing unit into the first storing unit, and performs data management while updating the management information. The second storing unit has a management information storage area for storing management information storage information including management information in a latest state and a storage position of the management information. The storage position information is read by the controller during a startup operation of the memory system and includes a second pointer indicating a storage position of management information in a latest state in the management information storage area and a first pointer indicating a storage position of the second pointer.Type: ApplicationFiled: February 10, 2009Publication date: July 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda, Shigehiro Asano, Shinichi Kanno, Toshikatsu Hida
-
Publication number: 20110185106Abstract: A memory system includes a management-information restoring unit. The management-information restoring unit determines whether a short break has occurred referring to a pre-log or a post-log in a NAND memory. The management-information restoring unit determines that a short break has occurred when the pre-log or the post-log is present in the NAND memory. In that case, the management-information restoring unit determines timing of occurrence of the short break, and, after selecting a pre-log or a post-log used for restoration, performs restoration of the management information reflecting these logs on a snapshot. Thereafter, the management-information restoring unit applies recovery processing to all write-once blocks in the NAND memory, takes the snapshot again, and opens the snapshot and the logs in the past.Type: ApplicationFiled: February 10, 2009Publication date: July 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda
-
Publication number: 20110185105Abstract: A memory system in which speed of processing for searching through management tables is increased by providing a forward lookup table for searching for, respectively in track and cluster units, from a logical address, a storage device position where data corresponds to the logical address, and a reverse lookup table for searching for, from a position of the storage device, a logical address stored in the position. These forward and reverse lookup tables are linked.Type: ApplicationFiled: February 10, 2009Publication date: July 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Kosuke Hatsuda, Hidenori Matsuzaki
-
Patent number: 7978698Abstract: A terminal for performing multiple access transmission suitable to a transmission path having varied characteristics includes a transmission/reception section, a control unit, a transfer management section, and an external interface section. Specifically, the terminal refers to an IGMP (MLD) message received by the transmission/reception section to classify a transmitter host and a relay device of the message based on a characteristic of the transmission path, and performs a multiple access transmission of a multicast packet in a form suitable to the characteristic of the transmission path.Type: GrantFiled: March 16, 2007Date of Patent: July 12, 2011Assignee: Panasonic CorporationInventors: Tsuyoshi Yamaguchi, Yuji Igata, Yasushi Yokomitsu, Toru Yasukawa, Shinichiro Ohmi, Koji Ikeda, Masanori Kataoka, Junji Yano, Go Kuroda
-
Patent number: 7958411Abstract: A memory system includes a nonvolatile memory including blocks as data erase units, a measuring unit which measures an erase time at which data in each block is erased, a block controller having a block table which associates a state value indicating one of a free state and a used state with the erase time for each block, a detector which detects blocks in which rewrite has collectively occurred within a short period, a first selector which selects a free block having an old erase time as a first block, a second selector which selects a block in use having an old erase time as a second block, and a leveling unit which moves data in the second block to the first block if the first block is included in the blocks detected by the detector.Type: GrantFiled: August 31, 2009Date of Patent: June 7, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Kanno, Hirokuni Yano, Toshikatsu Hida, Kazuya Kitsunai, Junji Yano
-
Patent number: 7949910Abstract: A memory system includes a nonvolatile memory including blocks as data erase units, a measuring unit which measures an erase time at which data in each block is erased, a block controller having a block table which associates a state value indicating one of a free state and a used state with the erase time for each block, a detector which detects blocks in which rewrite has collectively occurred within a short period, a first selector which selects a free block having an old erase time as a first block, a second selector which selects a block in use having an old erase time as a second block, and a leveling unit which moves data in the second block to the first block if the first block is included in the blocks detected by the detector.Type: GrantFiled: February 12, 2010Date of Patent: May 24, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Shinichi Kanno, Hirokuni Yano, Toshikatsu Hida, Kazuya Kitsunai, Junji Yano
-
Publication number: 20110099349Abstract: A controller executes first processing for writing a plurality of data in a sector unit in the first storing area; second processing for flushing the data stored in the first storing area to the first input buffer in a first management unit twice or larger natural number times as large as the sector unit; third processing for flushing the data stored in the first storing area to the second input buffer in a second management unit twice or larger natural number times as large as the first management unit; fourth processing for relocating a logical block in which all pages are written in the first input buffer to the second storing area; fifth processing for relocating a logical block in which all pages are written in the second input buffer to the third storing area; and sixth processing for flushing a plurality of data stored in the second storing area to the second input buffer in the second management unit.Type: ApplicationFiled: January 4, 2011Publication date: April 28, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda
-
Patent number: 7904640Abstract: A controller executes first processing for writing a plurality of data in a sector unit in the first storing area; second processing for flushing the data stored in the first storing area to the first input buffer in a first management unit twice or larger natural number times as large as the sector unit; third processing for flushing the data stored in the first storing area to the second input buffer in a second management unit twice or larger natural number times as large as the first management unit; fourth processing for relocating a logical block in which all pages are written in the first input buffer to the second storing area; fifth processing for relocating a logical block in which all pages are written in the second input buffer to the third storing area; and sixth processing for flushing a plurality of data stored in the second storing area to the second input buffer in the second management unit.Type: GrantFiled: September 22, 2008Date of Patent: March 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Junji Yano, Hidenori Matsuzaki, Kosuke Hatsuda
-
Publication number: 20110022784Abstract: A memory system according to an embodiment of the present invention comprises: a memory amount required for management table creation is reduced by adopting a nonvolatile semiconductor memory including a plurality of parallel operation elements respectively having a plurality of physical blocks as units of data erasing and a controller that can drive the parallel operation elements in parallel and has a number-of-times-of-erasing managing unit that manages the number of times of erasing in logical block units associated with a plurality of physical blocks driven in parallel.Type: ApplicationFiled: February 10, 2009Publication date: January 27, 2011Inventors: Junji Yano, Kosuke Hatsuda, Hidenori Matsuzaki, Toshikatsu Hida
-
Publication number: 20110016266Abstract: On a single semiconductor package PK1, m semiconductor chips CP1 to CPm are mounted, and the semiconductor package PK1 has external terminals T shared by m pad electrodes PD1 to PDm of the m semiconductor chips CP1 to CPm. An electrostatic protection circuit CD is mounted on only one CPm of the m semiconductor chips CP1 to CPm.Type: ApplicationFiled: September 22, 2008Publication date: January 20, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Shigehiro Asano, Shinichi Kanno, Junji Yano