Patents by Inventor Katsuhiko Hieda
Katsuhiko Hieda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060270170Abstract: A method of manufacturing a semiconductor device comprises forming a trench in a semiconductor substrate, forming a first insulating film having a first recessed portion in the trench, forming a coating film so as to fill the first recessed portion therewith, transforming the coating film into a second insulating film, planarizing the second insulating film to expose the first insulating film and the second insulating film, removing at least the second insulating film from the first recessed portion to moderate an aspect ratio for the first recessed portion formed in the trench, thereby forming a second recessed portion therein, and forming a third insulating film on a surface of the semiconductor substrate so as to fill the second recessed portion therewith.Type: ApplicationFiled: September 16, 2005Publication date: November 30, 2006Inventors: Osamu Arisumi, Masahiro Kiyotoshi, Katsuhiko Hieda, Yoshitaka Tsunashima
-
Patent number: 7112839Abstract: On a semiconductor substrate, a transistor and a capacitor electrically connected to the transistor are formed, the capacitor having two electrodes made of metal and a capacitor dielectric layer between the two electrodes made of oxide dielectric material. A temporary protective film is formed over the capacitor, the temporary protective film covering the capacitor. The semiconductor substrate with the temporary protective film is subjected to a heat treatment in a reducing atmosphere. The temporary protective film is removed. The semiconductor substrate with the temporary protective film removed is subjected to a heat treatment in an inert gas atmosphere or in a vacuum state. A protective film is formed over the capacitor, the protective film covering the capacitor. With these processes, leak current of the capacitor can be reduced.Type: GrantFiled: May 14, 2004Date of Patent: September 26, 2006Assignees: Fujitsu Limited, Kabushiki Kaisha ToshibaInventors: Jun Lin, Toshiya Suzuki, Katsuhiko Hieda
-
Publication number: 20060205233Abstract: There is disclosed a method of manufacturing a semiconductor device, wherein an Si3N4 film is formed as a mask member on the surface of a silicon substrate, then etched to form an STI trench. A solution of perhydrogenated silazane polymer is coated on the surface of the silicon substrate having an STI trench formed thereon to deposit a coated film (PSZ film) thereon. The PSZ film deposited on the mask member is removed, leaving part of the PSZ film inside the trench, wherein the thickness of the PSZ film is controlled to make the height thereof from the bottom of the STI trench become 600 nm or less. Thereafter, the PSZ film is heat-treated in a water vapor-containing atmosphere to convert the PSZ film into a silicon oxide film through a chemical reaction of the PSZ film. Subsequently, the silicon oxide film is heat-treated to densify the silicon oxide film.Type: ApplicationFiled: May 10, 2006Publication date: September 14, 2006Inventors: Katsuhiko Hieda, Atsuko Kawasaki, Masahiro Kiyotoshi, Katsuhiko Tachibana, Soichi Yamazaki
-
Patent number: 7105397Abstract: According to the present invention, there is a provided a semiconductor device fabrication method having, forming a mask material in a surface portion of a semiconductor substrate, and forming a step having a projection by using the mask material; forming a dielectric film on the semiconductor substrate so as to fill the step and planarize an entire surface; annealing the dielectric film; etching back the dielectric film such that a surface of the dielectric film is positioned between upper and lower surfaces of the mask material; and removing the mask material to expose a surface of the projection of the semiconductor substrate.Type: GrantFiled: March 19, 2004Date of Patent: September 12, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Masahiro Kiyotoshi
-
Patent number: 7071107Abstract: There is disclosed a method of manufacturing a semiconductor device, wherein an Si3N4 film is formed as a mask member on the surface of a silicon substrate, then etched to form an STI trench. A solution of perhydrogenated silazane polymer is coated on the surface of the silicon substrate having an STI trench formed thereon to deposit a coated film (PSZ film) thereon. The PSZ film deposited on the mask member is removed, leaving part of the PSZ film inside the trench, wherein the thickness of the PSZ film is controlled to make the height thereof from the bottom of the STI trench become 600 nm or less. Thereafter, the PSZ film is heat-treated in a water vapor-containing atmosphere to convert the PSZ film into a silicon oxide film through a chemical reaction of the PSZ film. Subsequently, the silicon oxide film is heat-treated to densify the silicon oxide film.Type: GrantFiled: October 1, 2003Date of Patent: July 4, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Atsuko Kawasaki, Masahiro Kiyotoshi, Katsuhiko Tachibana, Soichi Yamazaki
-
Publication number: 20060134928Abstract: A semiconductor manufacturing apparatus comprises a discharge portion discharging a coating liquid onto a substrate; a gas supply tube supplying an inert gas into a liquid container that contains the coating liquid, and pressurizing an interior of the liquid container; a coating liquid supply tube airtightly supplying the coating liquid from the liquid container to the discharge portion using pressurization from the gas supply tube; a first connecting portion capable of attaching and detaching the liquid container to and from the coating liquid supply tube; a second connecting portion capable of attaching and detaching the liquid container to and from the gas supply tube; and a solvent supply tube supplying a solvent, which can dissolve the coating liquid, to the first connecting portion.Type: ApplicationFiled: October 11, 2005Publication date: June 22, 2006Inventors: Osamu Arisumi, Masahiro Kiyotoshi, Katsuhiko Hieda
-
Patent number: 7060559Abstract: In a method of manufacturing a semiconductor device having a nonvolatile semiconductor memory element with a two-layered gate structure in which a floating gate and control gate are stacked, a polysilicon layer serving as the floating gate is stacked on a silicon substrate via a tunnel insulating film. Then, the silicon layer, tunnel insulating film, and substrate are selectively etched to form an element isolation trench. A nitride film is formed on the sidewall surface of the silicon layer exposed into the element isolation trench. An oxide film is buried in the element isolation trench. A conductive film serving as the control gate is stacked on the oxide film and silicon layer via an electrode insulating film. The conductive film, electrode insulating film, and silicon layer are selectively etched to form the control gate and floating gate.Type: GrantFiled: January 28, 2003Date of Patent: June 13, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Katsuhiko Hieda, Atsuko Kawasaki
-
Publication number: 20060084215Abstract: Disclosed is a semiconductor device comprising an underlying insulating film having a depression, a semiconductor structure which includes a first semiconductor portion having a portion formed on the underlying insulating film and a first overlap portion which overlaps the depression, a second semiconductor portion having a portion formed on the underlying insulating film and a second overlap portion which overlaps the depression, and a third semiconductor portion disposed between the first and second semiconductor portions and having a portion disposed above the depression, wherein overlap width of the first overlap portion and overlap width of the second overlap portion are equal to each other, a gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression, and a gate insulating film interposed between the semiconductor structure and the gate electrode.Type: ApplicationFiled: November 30, 2005Publication date: April 20, 2006Applicant: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Kazuya Matsuzawa, Daisuke Hagishima
-
Patent number: 6992358Abstract: Disclosed is a semiconductor device comprising an underlying insulating film having a depression, a semiconductor structure which includes a first semiconductor portion having a portion formed on the underlying insulating film and a first overlap portion which overlaps the depression, a second semiconductor portion having a portion formed on the underlying insulating film and a second overlap portion which overlaps the depression, and a third semiconductor portion disposed between the first and second semiconductor portions and having a portion disposed above the depression, wherein overlap width of the first overlap portion and overlap width of the second overlap portion are equal to each other, a gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression, and a gate insulating film interposed between the semiconductor structure and the gate electrode.Type: GrantFiled: June 24, 2004Date of Patent: January 31, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Kazuya Matsuzawa, Daisuke Hagishima
-
Patent number: 6964899Abstract: Disclosed is a semiconductor device having a bit line extending in a first direction, a plurality of transistors electrically connected to the bit line, a plurality of first electrodes arranged in the first direction and electrically connected to the transistors, a dielectric film covering upper and side surfaces of the first electrodes, and a second electrode covering the dielectric film, wherein a width of the first electrode is smaller than a distance between adjacent first electrodes and smaller than the minimum value of design rule of the semiconductor device.Type: GrantFiled: November 29, 2004Date of Patent: November 15, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda
-
Publication number: 20050226047Abstract: A semiconductor device comprises a semiconductor substrate, an electrically rewritable semiconductor memory cell provided on the semiconductor substrate, the memory cell comprising an island semiconductor portion provided on the surface of the semiconductor substrate or above the semiconductor substrate, a first insulating film provided on a top surface of the island semiconductor portion, a second insulating film provided on a side surface of the island semiconductor portion and being smaller in thickness than the first insulating film, and a charge storage layer provided on the side surface of the island semiconductor portion with the second insulating film interposed therebetween and on a side surface of the first insulating film, a third insulating film provided on the charge storage layer, and a control gate electrode provided on the third insulating film.Type: ApplicationFiled: February 24, 2005Publication date: October 13, 2005Inventors: Katsuhiko Hieda, Daisuke Hagishima
-
Publication number: 20050224863Abstract: A semiconductor device includes a semiconductor substrate, first isolation area on the substrate including first and second trenches, first insulating film in the trenches protruding above the surface, with respect to channel width direction, distance between first insulating film on first and second trenches at position higher than the surface being longer than the distance at a position of the surface, and a memory cell having the channel width direction and provided on the substrate including second insulating film on the surface between first and second trenches, control gate above second insulating film, floating gate between control gate and second insulating film, with respect to dimension in the direction, an upper side of floating gate facing control gate being larger than a lower side of floating gate facing second insulating film, and with respect to the direction, displacement of floating gate to first and second trenches being approximately equal.Type: ApplicationFiled: March 24, 2005Publication date: October 13, 2005Inventors: Katsuhiko Hieda, Yoshio Ozawa
-
Publication number: 20050218442Abstract: A semiconductor device includes a substrate including a semiconductor and a trench, and an electrically rewritable semiconductor memory cell on the substrate, the semiconductor memory cell comprising a charge storage layer including an upper surface and a lower surface, an area of the lower surface being smaller than an area of the upper surface, and at least a part of the charge storage layer being provided in the trench, first insulating layer between the lower surface of the charge storage layer and a bottom surface of the trench, second insulating layer between a side surface of the trench and a side surface of the charge storage layer and between the side surface of the trench and a side surface of the first insulating layer, third insulating layer on the charge storage layer, and a control gate electrode on the third insulating layer.Type: ApplicationFiled: March 22, 2005Publication date: October 6, 2005Inventor: Katsuhiko Hieda
-
Publication number: 20050170608Abstract: A semiconductor device comprises a semiconductor substrate; a trench formed on the semiconductor substrate; and an isolation region filled in the trench, the isolation region having a lower wet etching rate near the upper edge of said trench than that of the lower portion of said trench, and the wet etching rate of the isolation region being almost uniform on a plane parallel to the surface of the semiconductor substrate.Type: ApplicationFiled: November 17, 2004Publication date: August 4, 2005Inventors: Masahiro Kiyotoshi, Atsuko Kawasaki, Katsuhiko Hieda
-
Patent number: 6924193Abstract: A method for fabricating a capacitor comprises the steps of: forming a lower electrode of a metal over a substrate; forming a capacitor dielectric film of an oxide dielectric film on the lower electrode; depositing a metal film on the capacitor dielectric film; performing a thermal processing in a hydrogen-content atmosphere after the step of depositing the metal film; and patterning the metal film to form an upper electrode of the metal film after the step of performing the thermal processing. Thus, the adhesion between the upper electrode and the capacitor dielectric film is improved, and capacitor characteristics can be improved.Type: GrantFiled: November 13, 2003Date of Patent: August 2, 2005Assignees: Fujitsu Limited, Winbond Electronics Corp., Kabushiki Kaisha ToshibaInventors: Jun Lin, Chung-Ming Chu, Toshiya Suzuki, Katsuhiko Hieda
-
Publication number: 20050121703Abstract: Disclosed is a semiconductor device comprising an underlying insulating film having a depression, a semiconductor structure which includes a first semiconductor portion having a portion formed on the underlying insulating film and a first overlap portion which overlaps the depression, a second semiconductor portion having a portion formed on the underlying insulating film and a second overlap portion which overlaps the depression, and a third semiconductor portion disposed between the first and second semiconductor portions and having a portion disposed above the depression, wherein overlap width of the first overlap portion and overlap width of the second overlap portion are equal to each other, a gate electrode including a first electrode portion covering upper and side surfaces of the third semiconductor portion and a second electrode portion formed in the depression, and a gate insulating film interposed between the semiconductor structure and the gate electrode.Type: ApplicationFiled: June 24, 2004Publication date: June 9, 2005Inventors: Katsuhiko Hieda, Kazuya Matsuzawa, Daisuke Hagishima
-
Publication number: 20050116300Abstract: According to the present invention, there is a provided a semiconductor device fabrication method having, forming a mask material in a surface portion of a semiconductor substrate, and forming a step having a projection by using the mask material; forming a dielectric film on the semiconductor substrate so as to fill the step and planarize an entire surface; annealing the dielectric film; etching back the dielectric film such that a surface of the dielectric film is positioned between upper and lower surfaces of the mask material; and removing the mask material to expose a surface of the projection of the semiconductor substrate.Type: ApplicationFiled: March 19, 2004Publication date: June 2, 2005Inventors: Katsuhiko Hieda, Masahiro Kiyotoshi
-
Publication number: 20050087874Abstract: Disclosed is a semiconductor device comprising a bit line extending in a first direction, a plurality of transistors electrically connected to the bit line, a plurality of first electrodes arranged in the first direction and electrically connected to the transistors, a dielectric film covering upper and side surfaces of the first electrodes, and a second electrode covering the dielectric film, wherein a width of the first electrode is smaller than a distance between adjacent first electrodes and smaller than the minimum value of design rule of the semiconductor device.Type: ApplicationFiled: November 29, 2004Publication date: April 28, 2005Inventor: Katsuhiko Hieda
-
Patent number: 6867451Abstract: A semiconductor device comprises a lower electrode shaped as a convex formed on a semiconductor substrate having crystals, a grain boundary between adjacent crystals being perpendicular to a side of the lower electrode, a capacitor insulating film covering the lower electrode, and an upper electrode formed on the capacitor insulating film.Type: GrantFiled: December 21, 1999Date of Patent: March 15, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Kazuhiro Eguchi
-
Patent number: 6849894Abstract: On a semiconductor substrate, a transistor and a capacitor electrically connected to the transistor are formed, the capacitor having two electrodes made of metal and a capacitor dielectric layer between the two electrodes made of oxide dielectric material. A temporary protective film is formed over the capacitor, the temporary protective film covering the capacitor. The semiconductor substrate with the temporary protective film is subjected to a heat treatment in a reducing atmosphere. The temporary protective film is removed. The semiconductor substrate with the temporary protective film removed is subjected to a heat treatment in an inert gas atmosphere or in a vacuum state. A protective film is formed over the capacitor, the protective film covering the capacitor. With these processes, leak current of the capacitor can be reduced.Type: GrantFiled: December 12, 2002Date of Patent: February 1, 2005Assignees: Fujitsu Limited, Kabushiki Kaisha ToshibaInventors: Jun Lin, Toshiya Suzuki, Katsuhiko Hieda