Patents by Inventor Katsuhiko Hieda
Katsuhiko Hieda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040262663Abstract: On a semiconductor substrate, a transistor and a capacitor electrically connected to the transistor are formed, the capacitor having two electrodes made of metal and a capacitor dielectric layer between the two electrodes made of oxide dielectric material. A temporary protective film is formed over the capacitor, the temporary protective film covering the capacitor. The semiconductor substrate with the temporary protective film is subjected to a heat treatment in a reducing atmosphere. The temporary protective film is removed. The semiconductor substrate with the temporary protective film removed is subjected to a heat treatment in an inert gas atmosphere or in a vacuum state. A protective film is formed over the capacitor, the protective film covering the capacitor. With these processes, leak current of the capacitor can be reduced.Type: ApplicationFiled: May 14, 2004Publication date: December 30, 2004Applicants: Fujitsu Limited, Kabushiki Kaisha ToshibaInventors: Jun Lin, Toshiya Suzuki, Katsuhiko Hieda
-
Publication number: 20040259297Abstract: A method of manufacturing a semiconductor device comprising the steps of forming a dummy film and a dummy gate pattern at a predetermined gate-forming region on a semiconductor substrate, forming a first side wall insulating film on a side wall of the dummy gate pattern, forming an interlayer insulating film on a portion of the semiconductor substrate around the dummy gate pattern bearing the first side wall insulating film, forming a groove by removing the dummy gate pattern, removing a portion of dummy film exposed through the groove while leaving a portion of the first side wall insulating film as well as a portion of the dummy film disposed below the portion of the first side wall insulating film, forming a gate insulating film at least on a bottom surface of the groove, and forming a gate electrode on the gate insulating film formed in the groove.Type: ApplicationFiled: July 20, 2004Publication date: December 23, 2004Applicant: Kabushiki Kaisha ToshibaInventors: Seiji Inumiya, Katsuhiko Hieda, Tetsuo Matsuda, Yoshio Ozawa
-
Publication number: 20040248359Abstract: A semiconductor device has a plurality of capacitors. The semiconductor device includes a first capacitor arranged on a substrate and including first upper and lower electrode layers between which a first capacitor insulation film is interposed, and a second capacitor arranged on the substrate and including second upper and lower electrode layers between which a second capacitor insulation film is interposed, the second upper and lower electrode layers having a same structure as that of the first upper and lower electrode layers, and the second capacitor having a per-unit-area capacity different from that of the first capacitor.Type: ApplicationFiled: July 9, 2004Publication date: December 9, 2004Applicant: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda
-
Publication number: 20040197990Abstract: Disclosed is a semiconductor device comprising a bit line extending in a first direction, a plurality of transistors electrically connected to the bit line, a plurality of first electrodes arranged in the first direction and electrically connected to the transistors, a dielectric film covering upper and side surfaces of the first electrodes, and a second electrode covering the dielectric film, wherein a width of the first electrode is smaller than a distance between adjacent first electrodes and smaller than the minimum value of design rule of the semiconductor device.Type: ApplicationFiled: August 29, 2003Publication date: October 7, 2004Inventor: Katsuhiko Hieda
-
Publication number: 20040178470Abstract: An electrically erasable nonvolatile semiconductor memory device comprises a semiconductor substrate having a trench and a projecting portion which has a side surface defined by the trench, a gate structure comprising a first insulating-film formed on the projecting portion and having a side surface aligned with the side surface of the projecting portion, a first conductive-film formed on the first insulating-film and having a side surface aligned with the side surface of the first insulating-film, a second insulating-film formed on the first conductive-film and having a side surface aligned with the side surface of the first conductive-film, and a second conductive-film formed on the second insulating-film and having a side surface aligned with the side surface of the second insulating-film, the second insulating-film including a dielectric film having a dielectric constant higher than that of the first insulating-film, and a third insulating-film formed at least within the trench.Type: ApplicationFiled: July 2, 2003Publication date: September 16, 2004Inventor: Katsuhiko Hieda
-
Patent number: 6787827Abstract: A method of manufacturing a semiconductor device comprising the steps of forming a dummy film and a dummy gate pattern at a predetermined gate-forming region on a semiconductor substrate, forming a first side wall insulating film on a side wall of the dummy gate pattern, forming an interlayer insulating film on a portion of the semiconductor substrate around the dummy gate pattern bearing the first side wall insulating film, forming a groove by removing the dummy gate pattern, removing a portion of dummy film exposed through the groove while leaving a portion of the first side wall insulating film as well as a portion of the dummy film disposed below the portion of the first side wall insulating film, forming a gate insulating film at least on a bottom surface of the groove, and forming a gate electrode on the gate insulating film formed in the groove.Type: GrantFiled: April 26, 2002Date of Patent: September 7, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Seiji Inumiya, Katsuhiko Hieda, Tetsuo Matsuda, Yoshio Ozawa
-
Patent number: 6777776Abstract: A semiconductor device has a plurality of capacitors. The semiconductor device includes a first capacitor arranged on a substrate and including first upper and lower electrode layers between which a first capacitor insulation film is interposed, and a second capacitor arranged on the substrate and including second upper and lower electrode layers between which a second capacitor insulation film is interposed, the second upper and lower electrode layers having a same structure as that of the first upper and lower electrode layers, and the second capacitor having a per-unit-area capacity different from that of the first capacitor.Type: GrantFiled: February 20, 2003Date of Patent: August 17, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda
-
Patent number: 6750142Abstract: A semiconductor device includes a semiconductor substrate on which an element is formed, a lower wiring formed on the semiconductor substrate, and an upper wiring formed on and connected to the lower wiring. The upper wiring includes a plurality of regions having different thicknesses in a continuous wiring region excluding a connection region for connecting the upper and lower wirings.Type: GrantFiled: October 23, 2001Date of Patent: June 15, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda
-
Publication number: 20040104421Abstract: In a method of manufacturing a semiconductor device having a nonvolatile semiconductor memory element with a two-layered gate structure in which a floating gate and control gate are stacked, a polysilicon layer serving as the floating gate is stacked on a silicon substrate via a tunnel insulating film. Then, the silicon layer, tunnel insulating film, and substrate are selectively etched to form an element isolation trench. A nitride film is formed on the sidewall surface of the silicon layer exposed into the element isolation trench. An oxide film is buried in the element isolation trench. A conductive film serving as the control gate is stacked on the oxide film and silicon layer via an electrode insulating film. The conductive film, electrode insulating film, and silicon layer are selectively etched to form the control gate and floating gate.Type: ApplicationFiled: January 28, 2003Publication date: June 3, 2004Applicant: Kabushiki Kaisha ToshibaInventors: Yoshio Ozawa, Katsuhiko Hieda, Atsuko Kawasaki
-
Publication number: 20040097050Abstract: A method for fabricating a capacitor comprises the steps of: forming a lower electrode of a metal over a substrate; forming a capacitor dielectric film of an oxide dielectric film on the lower electrode; depositing a metal film on the capacitor dielectric film; performing a thermal processing in a hydrogen-content atmosphere after the step of depositing the metal film; and patterning the metal film to form an upper electrode of the metal film after the step of performing the thermal processing. Thus, the adhesion between the upper electrode and the capacitor dielectric film is improved, and capacitor characteristics can be improved.Type: ApplicationFiled: November 13, 2003Publication date: May 20, 2004Applicants: Fujitsu Limited, Winbond Electronics Corp., Kabushiki Kaisha ToshibaInventors: Jun Lin, Chung-Ming Chu, Toshiya Suzuki, Katsuhiko Hieda
-
Patent number: 6737724Abstract: Disclosed is a semiconductor device including a transistor structure including an epitaxial silicon layer formed on a main surface of an n-type semiconductor substrate, source-drain diffusion layers formed on at least the epitaxial silicon layer, a channel region formed between the source and drain regions, and a gate electrode formed on the channel region with a gate insulating film interposed therebetween, an element isolation region being sandwiched between adjacent transistor structures, wherein a punch-through stopper layer formed in a lower portion of the channel region has an impurity concentration higher than that of the channel region, and the source-drain diffusion layers do not extend to overlap with edge portion of insulating films for the element isolation.Type: GrantFiled: October 10, 2002Date of Patent: May 18, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Katsuhiko Hieda, Kyoichi Suguro
-
Publication number: 20040079980Abstract: A semiconductor device has a plurality of capacitors. The semiconductor device includes a first capacitor arranged on a substrate and including first upper and lower electrode layers between which a first capacitor insulation film is interposed, and a second capacitor arranged on the substrate and including second upper and lower electrode layers between which a second capacitor insulation film is interposed, the second upper and lower electrode layers having a same structure as that of the first upper and lower electrode layers, and the second capacitor having a per-unit-area capacity different from that of the first capacitor.Type: ApplicationFiled: February 20, 2003Publication date: April 29, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Katsuhiko Hieda
-
Publication number: 20040072429Abstract: There is disclosed a method of manufacturing a semiconductor device, wherein an Si3N4 film is formed as a mask member on the surface of a silicon substrate, then etched to form an STI trench. A solution of perhydrogenated silazane polymer is coated on the surface of the silicon substrate having an STI trench formed thereon to deposit a coated film (PSZ film) thereon. The PSZ film deposited on the mask member is removed, leaving part of the PSZ film inside the trench, wherein the thickness of the PSZ film is controlled to make the height thereof from the bottom of the STI trench become 600 nm or less. Thereafter, the PSZ film is heat-treated in a water vapor-containing atmosphere to convert the PSZ film into a silicon oxide film through a chemical reaction of the PSZ film. Subsequently, the silicon oxide film is heat-treated to densify the silicon oxide film.Type: ApplicationFiled: October 1, 2003Publication date: April 15, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Katsuhiko Hieda, Atsuko Kawasaki, Masahiro Kiyotoshi, Katsuhiko Tachibana, Soichi Yamazaki
-
Patent number: 6720606Abstract: A semiconductor memory device has a semiconductor substrate, a first semiconductor region of a first conduction type formed on the semiconductor substrate, a second semiconductor region of a second conduction type opposite to the first conduction type, formed on the first semiconductor region. A trench capacitors having a trench extends through the first semiconductor region and the second semiconductor region, and is formed such that its top does not reach a top surface of the second semiconductor region, and the trench is formed therein with a conductive trench fill. A pair of gate electrodes is formed on the second semiconductor region, overlying the trench capacitor. A pair of insulating layers is formed to cover each of the pair of gate electrodes. A conductive layer is formed between the pair of insulating layers to self-align to each of the pair of insulating layers.Type: GrantFiled: September 12, 2000Date of Patent: April 13, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Akihiro Nitayama, Katsuhiko Hieda, Shigeru Ishibashi, Yusuke Kohyama
-
Patent number: 6707706Abstract: A semiconductor memory device comprises a plurality of columnar portions formed in memory cell array regions on a semiconductor substrate. The columnar portions are isolated from one another by a plurality of trenches, and these trenches have first and second bottoms that are different in depth. The semiconductor device comprises a plurality of cell transistors which include first diffusion layer regions formed in the first bottoms, which are shallower than the second bottoms, second diffusion layer regions formed in surface portions of the columnar portions, and a plurality of gate electrodes which are adjacent to both the first and second diffusion layer regions and extend along at least one side-surface portions of the columnar portions.Type: GrantFiled: June 28, 2002Date of Patent: March 16, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Akihiro Nitayama, Katsuhiko Hieda
-
Patent number: 6696721Abstract: A plurality of storage node electrodes are formed on a semiconductor substrate. A capacitor insulating film is formed on the storage node electrodes. A plate electrode, facing the storage node electrodes, is formed on the capacitor insulating film. A cavity is formed in the plate electrode.Type: GrantFiled: March 3, 2003Date of Patent: February 24, 2004Assignee: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda
-
Patent number: 6690054Abstract: A method for fabricating a capacitor comprises the steps of: forming a lower electrode of a metal over a substrate; forming a capacitor dielectric film of an oxide dielectric film on the lower electrode; depositing a metal film on the capacitor dielectric film; performing a thermal processing in a hydrogen-content atmosphere after the step of depositing the metal film; and patterning the metal film to form an upper electrode of the metal film after the step of performing the thermal processing. Thus, the adhesion between the upper electrode and the capacitor dielectric film is improved, and capacitor characteristics can be improved.Type: GrantFiled: June 19, 2002Date of Patent: February 10, 2004Assignees: Fujitsu Limited, Windbond Electronics Corp., Kabushiki Kaisha ToshibaInventors: Jun Lin, Chung-Ming Chu, Toshiya Suzuki, Katsuhiko Hieda
-
Publication number: 20040012047Abstract: On a semiconductor substrate, a transistor and a capacitor electrically connected to the transistor are formed, the capacitor having two electrodes made of metal and a capacitor dielectric layer between the two electrodes made of oxide dielectric material. A temporary protective film is formed over the capacitor, the temporary protective film covering the capacitor. The semiconductor substrate with the temporary protective film is subjected to a heat treatment in a reducing atmosphere. The temporary protective film is removed. The semiconductor substrate with the temporary protective film removed is subjected to a heat treatment in an inert gas atmosphere or in a vacuum state. A protective film is formed over the capacitor, the protective film covering the capacitor. With these processes, leak current of the capacitor can be reduced.Type: ApplicationFiled: December 12, 2002Publication date: January 22, 2004Applicants: FUJITSU LIMITED, KABUSHIKI KAISHA TOSHIBAInventors: Jun Lin, Toshiya Suzuki, Katsuhiko Hieda
-
Patent number: 6664592Abstract: A semiconductor device includes a semiconductor substrate, a gate insulator film formed on a bottom surface and a side surface of a groove formed in the semiconductor substrate, a gate electrode having a lower portion buried in the groove on whose bottom and side surface the gate insulator film is formed, and an upper portion protruding a surface of said semiconductor substrate, and source region and a drain region formed on a surface of the semiconductor substrate in such a way as to sandwich the gate electrode. A thickness of the upper portion of the gate electrode protruding the surface of the semiconductor substrate is equal to or greater than twice a thickness of the lower portion of the gate electrode buried in the groove.Type: GrantFiled: December 30, 2002Date of Patent: December 16, 2003Assignee: Kabushiki Kaisha ToshibaInventors: Seiji Inumiya, Tomohiro Saito, Atsushi Yagishita, Katsuhiko Hieda, Toshihiko Iinuma
-
Publication number: 20030160273Abstract: A plurality of storage node electrodes are formed on a semiconductor substrate. A capacitor insulating film is formed on the storage node electrodes. A plate electrode, facing the storage node electrodes, is formed on the capacitor insulating film. A cavity is formed in the plate electrode.Type: ApplicationFiled: March 3, 2003Publication date: August 28, 2003Applicant: Kabushiki Kaisha ToshibaInventor: Katsuhiko Hieda