Patents by Inventor Kenneth P. Rodbell
Kenneth P. Rodbell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080211100Abstract: A semiconductor structure in which the contact resistance in the contact opening is reduced as well as a method of forming the same are provided. This is achieved in the present invention by replacing conventional contact metallurgy, such as tungsten, or a metal silicide, such as Ni silicide or Cu silicide, with a metal germanide-containing contact material. The term “metal germanide-containing” is used in the present application to denote a pure metal germanide (i.e., MGe alloy) or a metal germanide that includes Si (i.e., MSiGe alloy).Type: ApplicationFiled: May 19, 2008Publication date: September 4, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christian Lavoie, Conal E. Murray, Kenneth P. Rodbell
-
Publication number: 20080201681Abstract: A computer program product, comprising a computer usable medium having a computer readable program code embodied therein, said computer readable program code including an algorithm adapted to implement a method including the following steps. First, design information of the design structure is provided including a back-end-of-line layer of the integrated circuit which includes N interconnect layers, N being a positive integer. Next, each interconnect layer of the N interconnect layers is divided into multiple pixels. Next, a first path of a traveling particle in a first interconnect layer of the N interconnect layers is determined. Next, M path pixels of the multiple pixels of the first interconnect layer on the first path of the traveling particle are identified, M being a positive integer. Next, a first loss energy lost by the traveling particle due to its completely passing through a first pixel of the M path pixels is determined.Type: ApplicationFiled: April 29, 2008Publication date: August 21, 2008Inventors: Giovanni Fiorenza, Conal E. Murray, Kenneth P. Rodbell, Henry Tang
-
Publication number: 20080164584Abstract: A structure and a method for reduction of soft error rates in integrated circuits. The structure including: a semiconductor substrate; and a stack of one or more wiring levels stacked from a lowermost wiring level to an uppermost wiring level, the lowermost wiring level nearer the semiconductor substrate than the uppermost wiring level; and an alpha particle blocking layer on a top surface of the uppermost wiring level of the one or more wiring levels, the blocking layer comprising metal wires and a dielectric material, the blocking layer having a combination of a thickness of the blocking layer and a volume percent of metal wires in the blocking layer sufficient to stop a predetermined percentage of alpha particles of a selected energy or less striking the blocking layer from penetrating into the stack of one or more wiring levels or the substrate.Type: ApplicationFiled: March 19, 2008Publication date: July 10, 2008Inventors: Cyril Cabral, Michael S. Gordon, Kenneth P. Rodbell
-
Patent number: 7397691Abstract: A memory cell comprises a wordline, a first digital inverter with a first input and a first output, and a second digital inverter with a second input and a second output. Moreover, the memory cell further comprises a first feedback connection connecting the first output to the second input, and a second feedback connection connecting the second output to the first input. The first feedback connection comprises a first resistive element and the second feedback connection comprises a second resistive element. What is more, each digital inverter has an associated capacitance. The memory cell is configured such that reading the memory cell includes applying a read voltage pulse to the wordline. In addition, the first and second resistive elements are configured such that the first and second feedback connections have resistance-capacitance induced delays longer than the applied read voltage pulse.Type: GrantFiled: April 24, 2006Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventors: Azeez Bhavnagarwala, Stephen V. Kosonocky, Sampath Purushothaman, Kenneth P. Rodbell
-
Publication number: 20080156636Abstract: Defects on the edge of copper interconnects for back end of the line semiconductor devices are alleviated by an interconnect that comprises an impure copper seed layer. The impure copper seed layer covers a barrier layer, which covers an insulating layer that has an opening. Electroplated copper fills the opening in the insulating layer. Through a chemical mechanical polish, the barrier layer, the impure an impure copper seed layer derived from an electroplated copper bath copper seed layer, and the electroplated copper are planarized to the insulating layer.Type: ApplicationFiled: January 9, 2008Publication date: July 3, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin S. Petrarca, Mahadevaiyer Krishnan, Michael Lofaro, Kenneth P. Rodbell
-
Publication number: 20080163137Abstract: A method of determining a stopping power of a design structure with respect to a traveling particle. The method includes (i) providing design information of the design structure comprising a back-end-of-line layer which includes N interconnect layers, N being a positive integer, (ii) dividing each interconnect layer of the N interconnect layers into multiple pixels, and (iii) determining a first path of the traveling particle in a first interconnect layer of the N interconnect layers, (iv) identifying M path pixels of the multiple pixels of the first interconnect layer on the first path of the traveling particle, M being a positive integer, and (v) determining a first loss energy lost by the traveling particle due to its completely passing through a first pixel of the M path pixels.Type: ApplicationFiled: January 2, 2007Publication date: July 3, 2008Inventors: Giovanni Fiorenza, Conal E. Murray, Kenneth P. Rodbell, Henry Tang
-
Patent number: 7386817Abstract: A method of determining a stopping power of a design structure with respect to a traveling particle. The method includes (i) providing design information of the design structure comprising a back-end-of-line layer which includes N interconnect layers, N being a positive integer, (ii) dividing each interconnect layer of the N interconnect layers into multiple pixels, and (iii) determining a first path of the traveling particle in a first interconnect layer of the N interconnect layers, (iv) identifying M path pixels of the multiple pixels of the first interconnect layer on the first path of the traveling particle, M being a positive integer, and (v) determining a first loss energy lost by the traveling particle due to its completely passing through a first pixel of the M path pixels.Type: GrantFiled: January 2, 2007Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventors: Giovanni Fiorenza, Conal E. Murray, Kenneth P. Rodbell, Henry Tang
-
Patent number: 7381635Abstract: A structure and a method for reduction of soft error rates in integrated circuits. The structure including: a semiconductor substrate; and a stack of one or more wiring levels stacked from a lowermost wiring level to an uppermost wiring level, the lowermost wiring level nearer the semiconductor substrate than the uppermost wiring level; and an alpha particle blocking layer on a top surface of the uppermost wiring level of the one or more wiring levels, the blocking layer comprising metal wires and a dielectric material, the blocking layer having a combination of a thickness of the blocking layer and a volume percent of metal wires in the blocking layer sufficient to stop a predetermined percentage of alpha particles of a selected energy or less striking the blocking layer from penetrating into the stack of one or more wiring levels or the substrate.Type: GrantFiled: July 18, 2005Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Cyril Cabral, Jr., Michael S. Gordon, Kenneth P. Rodbell
-
Publication number: 20070275548Abstract: A semiconductor structure in which the contact resistance in the contact opening is reduced as well as a method of forming the same are provided. This is achieved in the present invention by replacing conventional contact metallurgy, such as tungsten, or a metal silicide, such as Ni silicide or Cu silicide, with a metal germanide-containing contact material. The term “metal germanide-containing” is used in the present application to denote a pure metal germanide (i.e., MGe alloy) or a metal germanide that includes Si (i.e., MSiGe alloy).Type: ApplicationFiled: May 24, 2006Publication date: November 29, 2007Applicant: International Business Machines CorporationInventors: Christian Lavoie, Conal E. Murray, Kenneth P. Rodbell
-
Patent number: 7183758Abstract: Issues that are addressed in accordance with at least one presently preferred embodiment of the present invention, are: improvements upon the time it takes to physically swap degraders (done previously by hand); the safety involved in doing so, since the degraders become highly radioactive; possible improved energy resolution and beam stability if the accelerator can be left running continuously; and in-situ monitoring of beam current, beam position and stability. Particularly contemplated are methods and arrangements for changing degraders automatically, not manually, and in a safe manner.Type: GrantFiled: December 12, 2003Date of Patent: February 27, 2007Assignee: International Business Machines CorporationInventors: Carl E. Bohnenkamp, Ethan H. Cannon, Ethan W. Cascio, Michael S. Gordon, Kenneth P. Rodbell, Theodore H. Zabel
-
Patent number: 7119012Abstract: A method for forming a stabilized metal silicide film, e.g., contact (source/drain or gate), that does not substantially agglomerate during subsequent thermal treatments, is provided. In the present invention, ions that are capable of attaching to defects within the Si-containing layer are implanted into the Si-containing layer prior to formation of metal silicide. The implanted ions stabilize the film, because the implants were found to substantially prevent agglomeration or at least delay agglomeration to much higher temperatures than in cases in which no implants were used.Type: GrantFiled: May 4, 2004Date of Patent: October 10, 2006Assignee: International Business Machines CorporationInventors: Roy A. Carruthers, Cedrik Y. Coia, Christophe Detavernier, Christian Lavoie, Kenneth P. Rodbell
-
Patent number: 6989117Abstract: A method of making a polishing pad having a body comprising fibers embedded in a matrix polymer formed by a reaction of polymer precursors. The fibers define interstices, and the precursors fill these interstices substantially completely before completion of the reaction. The method comprising placing the fibers and the precursors in a cavity of a mold for shaping the polishing pad; applying a differential pressure across a mold cavity, where the differential pressure and the amount of precursors are sufficient to cause the precursors to fill the interstices substantially completely before completion of the reaction; and applying sufficient heat to the mold to at least partially cure the polishing pad by causing the precursors to react.Type: GrantFiled: February 23, 2004Date of Patent: January 24, 2006Assignee: International Business Machines CorporationInventors: Shyng-Tsong Chen, Kenneth P. Rodbell, Oscar Kai Chi Hsu, Jean Vangsness, David S. Gilbride, Scott Clayton Billings, Kenneth Davis
-
Patent number: 6986078Abstract: A method and system for mitigating the impact of radiation induced in a data processor incorporating integrated circuits. The method comprises the steps of determining the location of the data processor, determining a set of radiation sources and intensities at that location, and estimating the soft error rate of the data processor as a function of the determined radiation intensities and geometric characteristics of said integrated circuits to provide an estimate value. The data processor is modified (either hardware or software) in response to the estimate value at times the estimate value exceeds a predetermined value.Type: GrantFiled: August 7, 2002Date of Patent: January 10, 2006Assignee: International Business Machines CorporationInventors: Kenneth P. Rodbell, Henry H. K. Tang, Robert M. Trepp, Robert Chi-Foon Wong
-
Patent number: 6979393Abstract: A method for plating copper conductors on an electronic substrate and devices formed are disclosed. In the method, an electroplating copper bath that is filled with an electroplating solution kept at a temperature between about 0° C. and about 18° C. is first provided. A copper layer on the electronic substrate immersed in the electroplating solution is then plated either in a single step or in a dual-step deposition process. The dual-step deposition process is more suitable for depositing copper conductors in features that have large aspect ratios, such as a via hole in a dual damascene structure having an aspect ratio of diameter/depth of more than ? or as high as 1/10. Various electroplating parameters are utilized to provide a short resistance transient in either the single step deposition or the dual-step deposition process.Type: GrantFiled: January 22, 2002Date of Patent: December 27, 2005Assignee: International Business Machines CorporationInventors: Kenneth P. Rodbell, Panayotis C. Andricacos, Cyril Cabral, Jr., Lynne M. Gignac, Cyprian E. Uzoh, Peter S. Locke
-
Patent number: 6974531Abstract: A conductive material is electroplated onto a platable resistive metal barrier layer(s) employing a plating bath optionally comprising a super filling additive and a suppressor, and by changing the current or voltage as a function of the area of plated metal. A structure is also provided that comprises a substrate, a platable metal barrier layer(s) located on the substrate and a relatively continuous uniform electroplated layer of a conductive material located on the platable resistive metal barrier layer.Type: GrantFiled: October 15, 2002Date of Patent: December 13, 2005Assignee: International Business Machines CorporationInventors: Panayotis Andricacos, Hariklia Deligianni, Wilma Jean Horkans, Keith T. Kwietniak, Michael Lane, Sandra G. Malhotra, Fenton Read McFeely, Conal Murray, Kenneth P. Rodbell, Philippe M. Vereecken
-
Patent number: 6946716Abstract: A process is described for the fabrication of submicron interconnect structures for integrated circuit chips. Void-free and seamless conductors are obtained by electroplating Cu from baths that contain additives and are conventionally used to deposit level, bright, ductile, and low-stress Cu metal. The capability of this method to superfill features without leaving voids or seams is unique and superior to that of other deposition approaches. The electromigration resistance of structures making use of CU electroplated in this manner is superior to the electromigration resistance of AlCu structures or structures fabricated using Cu deposited by methods other than electroplating.Type: GrantFiled: February 9, 2004Date of Patent: September 20, 2005Assignee: International Business Machines CorporationInventors: Panayotis Constantinou Andricacos, Harikilia Deligianni, John Owen Dukovic, Daniel C. Edelstein, Wilma Jean Horkans, Chao-Kun Hu, Jeffrey Louis Hurd, Kenneth P. Rodbell, Cyprian Emeka Uzoh, Kwong-Hon Wong
-
Patent number: 6909772Abstract: An apparatus and method for mapping film thickness of textured polycrystalline thin films. Multiple sample films of known thicknesses are provided, and each is irradiated by x-ray at a measurement point to generate a diffraction image that captures a plurality of diffraction arcs. Texture information (i.e., pole densities) of each sample film is calculated based on multiple incomplete pole figures collected from the diffraction image and used to correct the x-ray diffraction intensities obtained from such sample film. Corrected and integrated diffraction intensities of the sample films are then correlated to respective known film thicknesses of such films, and the correlation so determined can be used to map the film thickness of a textured polycrystalline thin film of unknown thickness, based on the corrected and integrated diffraction intensity calculated for such thin film.Type: GrantFiled: December 23, 2003Date of Patent: June 21, 2005Assignees: HyperNex, Inc., International Business Machines Corp.Inventors: Krzysztof J. Kozaczek, David S. Kurtz, Paul R. Moran, Roger I. Martin, Patrick W. Dehaven, Kenneth P. Rodbell, Sandra G. Malhotra
-
Patent number: 6870263Abstract: A conductor for interconnecting integrated circuit components having improved reliability. The conductor includes a liner surrounding at least three surfaces of the conductor, producing a low textured conductor. It has been found that low textured conductor results in improved electromigration lifetime.Type: GrantFiled: March 31, 1998Date of Patent: March 22, 2005Assignee: Infineon Technologies AGInventors: Lawrence A. Clevenger, Ronald G. Filippi, Mark Hoinkis, Jeffery L. Hurd, Roy C. Iggulden, Herbert Palm, Hans W. Poetzlberger, Kenneth P. Rodbell, Florian Schnabel, Stefan Weber, Ebrahim A. Mehter
-
Patent number: 6836106Abstract: A test circuit for testing semiconductors includes a plurality of at least first conductors and second conductors. The first and second conductors are operatively connected together by a plurality of conductive vias to form an open chain of alternating first and second conductors. A plurality of conductive taps are included, each of the taps being connected at a first end to a corresponding first conductor. The test circuit further includes a plurality of switching circuits, each of the switching circuits being operatively connected to a second end of a corresponding one of the conductive taps. Each of the switching circuits is configurable for selectively connecting the corresponding conductive tap to one of at least a first bus and a second bus in response to at least one control signal presented to the switching circuit, the first and second buses being connected to first and second bond pads, respectively.Type: GrantFiled: September 23, 2003Date of Patent: December 28, 2004Assignee: International Business Machines CorporationInventors: Kevin H. Brelsford, Ronald G. Filippi, Jr., Kenneth P. Rodbell, Ping-Chuan Wang
-
Patent number: 6792075Abstract: An apparatus and method for mapping film thickness of one or more textured polycrystalline thin films. Multiple sample films of known thickness are provided. Each sample film is irradiated by x-ray at a measurement point to generate a diffraction image that captures a plurality of diffraction arcs. Texture information (i.e., pole densities) of the sample film, is calculated based on incomplete pole figures collected on the diffraction image and used to correct the x-ray diffraction intensities from such sample. The corrected diffraction intensities are integrated for each sample film, and then used for constructing a calibration curve that correlates diffraction intensities with respective known film thickness of the sample films. The film thickness of a textured polycrystalline thin film of unknown thickness can therefore be mapped on such calibration curve, using a corrected and integrated diffraction intensity obtained for such thin film of unknown thickness.Type: GrantFiled: August 21, 2002Date of Patent: September 14, 2004Assignee: HyperNex, Inc.Inventors: Krzysztof J. Kozaczek, David S. Kurtz, Paul R. Moran, Roger I. Martin, Patrick W. Dehaven, Kenneth P. Rodbell, Sandra G. Malhotra