Patents by Inventor Khai Nguyen
Khai Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7973553Abstract: A circuit includes first transistors and a comparator. The comparator compares a reference signal and a signal that is based on conductive states of the first transistors. A control circuit generates first control signals based on an output signal of the comparator. The conductive states of the first transistors are determined based on the first control signals. An arithmetic circuit performs an arithmetic function based on the first control signals and second control signals to generate calibration signals. Second transistors provide a termination impedance at an external terminal of the circuit that is based on the calibration signals.Type: GrantFiled: March 11, 2010Date of Patent: July 5, 2011Assignee: Altera CorporationInventors: Xiaobao Wang, Chiakang Sung, Bonnie I. Wang, Khai Nguyen, John Henry Bui
-
Patent number: 7710149Abstract: An input buffer circuit has a plurality of selectively enabled differential amplifier circuits, where each differential amplifier is configured for compatibility with a particular differential I/O standard and its corresponding input operating range. For example, the input buffer may have two differential amplifiers suitable for receiving LVDS differential input signals over a wide input operating range, and another differential amplifier suitable for receiving the PCML differential input signals. One or more control signals are provided to the input buffer, e.g., programmably, to selectively enable the required differential amplifier(s) for a given I/O standard.Type: GrantFiled: August 12, 2008Date of Patent: May 4, 2010Assignee: Altera CorporationInventors: Jonathan Chung, In Whan Kim, Philip Pan, Chiakang Sung, Bonnie Wang, Xiabao Wang, Yan Chong, Gopinath Rangan, Khai Nguyen, Tzung-Chin Chang, Joseph Huang
-
Publication number: 20100045349Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: ApplicationFiled: August 11, 2009Publication date: February 25, 2010Applicant: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7586341Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: GrantFiled: July 30, 2007Date of Patent: September 8, 2009Assignee: Altera CorporationInventors: Bonnie L. Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7551014Abstract: Circuits and methods provide single-ended and differential signals. Single-ended drivers are used to, e.g., reduce pin capacitance. The output cell uses an inversion circuit, such as a phase splitter, to derive the differential signals from the same output signal and provide low skew between the differential signals at the output pins. Selection circuits are used to select between single-ended and differential output.Type: GrantFiled: February 1, 2007Date of Patent: June 23, 2009Assignee: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Khai Nguyen, Xiaobao Wang
-
Patent number: 7525360Abstract: Circuits, methods and apparatus are provided to control the duty cycle of a signal. The rising and falling edges of a signal can be delayed independently to provide the selection or tuning of the duty cycle of the signal. Additionally, the delays can be used to reduce skew among both edges of signals being provided or transmitted by a data interface. The delays can be made to not cause a high-Z during a transition of the signal.Type: GrantFiled: April 13, 2007Date of Patent: April 28, 2009Assignee: Altera CorporationInventors: Xiaobao Wang, Chiakang Sung, Khai Nguyen
-
Patent number: 7425844Abstract: An input buffer circuit has a plurality of selectively enabled differential amplifier circuits, where each differential amplifier is configured for compatibility with a particular differential I/O standard and its corresponding input operating range. For example, the input buffer may have two differential amplifiers suitable for receiving LVDS differential input signals over a wide input operating range, and another differential amplifier suitable for receiving the PCML differential input signals. One or more control signals are provided to the input buffer, e.g., programmably, to selectively enable the required differential amplifier(s) for a given I/O standard.Type: GrantFiled: April 6, 2007Date of Patent: September 16, 2008Assignee: Altera CorporationInventors: Jonathan Chung, In Whan Kim, Philip Pan, Chiakang Sung, Bonnie Wang, Xiaobao Wang, Yan Chong, Gopinath Rangan, Khai Nguyen, Tzung-Chin Chang, Joseph Huang
-
Publication number: 20080186056Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: ApplicationFiled: July 30, 2007Publication date: August 7, 2008Applicant: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7378868Abstract: A programmable device I/O architecture allows for a variable number of I/O banks. Each I/O bank is of an I/O bank type. Each I/O bank type has a fixed number of I/O pins. I/O banks of the same I/O bank type are compatible within the same programmable device and between different types of programmable devices. The largest size I/O bank type and intermediate size I/O bank types are adapted to be a compatible supersets of every smaller I/O bank type. Support pins are regularly distributed between data pins in each I/O bank type. Multiple instances of the same or compatible I/O banks are arranged to be accessible from different sides of the programmable device. To facilitate circuit board layout, each I/O bank is arranged as a mirror and/or rotation of other I/O banks on the device.Type: GrantFiled: November 9, 2006Date of Patent: May 27, 2008Assignee: Altera CorporationInventors: Jeffrey Tyhach, Chiakang Sung, Khai Nguyen, Sanjay K. Charagulla, Ali Burney
-
Patent number: 7358783Abstract: A circuit provides a programmable phase shift feature, where the phase shift is programmably selectable by a user. This circuitry may be incorporated in a programmable logic device (PLD) or field programmable gate array (FPGA) to provide additional programmability features. The programmable phase shift circuitry may be implemented within a phase locked loop (PLL) or delay locked loop (DLL) circuit. In an implementation, the programmable phase shift circuitry is implemented using two programmable counters.Type: GrantFiled: March 25, 2003Date of Patent: April 15, 2008Assignee: Altera CorporationInventors: Bonnie I. Wang, Joseph Huang, Chiakang Sung, Xiaobao Wang, In Whan Kim, Wayne Yeung, Khai Nguyen
-
Patent number: 7315188Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: GrantFiled: June 2, 2006Date of Patent: January 1, 2008Assignee: Altera CorporationInventors: Bonnie L. Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7308659Abstract: The present invention is directed to reducing errors due to floating values introduced during tristate and contention when modeling a register in RTL. In one embodiment, the floating values are replaced by predetermined desired values corresponding to the floating values which are both stored in a lookup table. In another embodiment, when a floating value is detected, that value is ignored and the previous clock value is retained.Type: GrantFiled: August 14, 2003Date of Patent: December 11, 2007Assignee: Altera CorporationInventors: Gopinath Rangan, Guy Dupenloup, Wira Gunawan, Tzung-Chin Chang, Khai Nguyen
-
Patent number: 7295040Abstract: Circuits, methods, and apparatus that provide output drivers that consume relatively little integrated circuit area and provide fast output switching. An exemplary embodiment provides an output driver including pull-up and pull-down devices, each device driven by a pre-driver stage. The pre-driver for the pull-down device is supplied from an auxiliary power supply, which has a higher voltage than the supply seen by the pull-up device. The pre-driver for the pull-down is biased by a voltage that tracks the higher of the auxiliary and output supplies. In some embodiments, the output driver may be part of an input/output cell. In that case, the well for the pull-up device is biased by a voltage that tracks the highest of the output supply and input received voltage, while the pull-up predriver circuit bias is the higher between the auxiliary and output supplies and the input received voltage.Type: GrantFiled: July 11, 2006Date of Patent: November 13, 2007Assignee: Altera CorporationInventors: Khai Nguyen, Chiakang Sung, Gopi Rangan, Tzung-Chin Chang
-
Publication number: 20070236247Abstract: On-chip termination (OCT)calibration techniques are provided that support input/output (IO) banks on an integrated circuit (IC) using OCT controllers. The OCT controllers calibrate the on-chip termination impedance in the IO banks using a shared parallel bus or separate parallel buses. Multiplexers or select logic in each IO bank select control signals from the OCT controllers in response to select signals. According to some embodiments, each of the IO banks on an IC can receive OCT control signals from any of the OCT controllers on the IC.Type: ApplicationFiled: May 2, 2006Publication date: October 11, 2007Applicant: Altera CorporationInventors: Xiaobao Wang, Chiakang Sung, Khai Nguyen
-
Publication number: 20070165478Abstract: A programmable device I/O architecture allows for a variable number of I/O banks. Each I/O bank is of an I/O bank type. Each I/O bank type has a fixed number of I/O pins. I/O banks of the same I/O bank type are compatible within the same programmable device and between different types of programmable devices. The largest size I/O bank type and intermediate size I/O bank types are adapted to be a compatible supersets of every smaller I/O bank type. Support pins are regularly distributed between data pins in each I/O bank type. Multiple instances of the same or compatible I/O banks are arranged to be accessible from different sides of the programmable device. To facilitate circuit board layout, each I/O bank is arranged as a mirror and/or rotation of other I/O banks on the device.Type: ApplicationFiled: November 9, 2006Publication date: July 19, 2007Inventors: Jeffrey Tyhach, Chiakang Sung, Khai Nguyen, Sanjay K. Charagulla, Ali Burney
-
Patent number: 7236018Abstract: The present invention relates to a programmable low-voltage differential signaling (LVDS) output driver. The programmable LVDS output driver may include circuitry for tri-stating the output to allow several programmable LVDS output drivers to be coupled to a single receiver. The programmable LVDS output driver may also include programmable current sources for varying the output current, as well as providing additional current to circuitry within the driver (e.g., impedance circuitry). The programmable LVDS output driver may also include an impedance circuit for adjusting the output impedance of the output driver, while only diverting a small amount of source current. The current diverted by the impedance circuit may be compensated for by increasing the source current from the programmable current sources. The programmable LVDS output driver may also include pre-emphasis circuitry for boosting the edge rates of output signals.Type: GrantFiled: September 8, 2004Date of Patent: June 26, 2007Assignee: Altera CorporationInventors: Bonnie Wang, Chiakang Sung, Khai Nguyen
-
Publication number: 20070115028Abstract: The hot socket detect circuit of the present invention includes a well bias circuit and three hot socket detect blocks. If the output of any of the three hot socket detect blocks is a digital high signal then the output of the hot socket detect circuit is a digital high signal. The digital high signal indicates that a hot socket condition exists.Type: ApplicationFiled: October 14, 2005Publication date: May 24, 2007Inventors: Xiaobao Wang, Khai Nguyen, Chiakang Sung, Bonnie Wang
-
Patent number: 7215143Abstract: An input buffer circuit has a plurality of selectively enabled differential amplifier circuits, where each differential amplifier is configured for compatibility with a particular differential I/O standard and its corresponding input operating range. For example, the input buffer may have two differential amplifiers suitable for receiving LVDS differential input signals over a wide input operating range, and another differential amplifier suitable for receiving the PCML differential input signals. One or more control signals are provided to the input buffer, e.g., programmably, to selectively enable the required differential amplifier(s) for a given I/O standard.Type: GrantFiled: November 29, 2004Date of Patent: May 8, 2007Assignee: Altera CorporationInventors: Jonathan Chung, In Whan Kim, Philip Pan, Chiakang Sung, Bonnie Wang, Xiaobao Wang, Yan Chong, Gopinath Rangan, Khai Nguyen, Tzung-Chin Chang, Joseph Huang
-
Patent number: 7205802Abstract: A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.Type: GrantFiled: February 3, 2006Date of Patent: April 17, 2007Assignee: Altera CorporationInventors: Bonnie I. Wang, Joseph Huang, Chiakang Sung, Yan Chong, Khai Nguyen, Henry Kim
-
Patent number: 7205788Abstract: The circuits and methods are provided for impedance termination on an integrated circuit. A network of resistors are formed on an integrated circuit (IC) to provide on-chip impedance termination to differential input/output (IO) pins. Transistors are coupled in the network of termination resistors. The transistors provide additional termination impedance to the differential IO pins. The transistors can be turned ON or OFF separately to change the impedance termination.Type: GrantFiled: March 21, 2005Date of Patent: April 17, 2007Assignee: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Khai Nguyen