Patents by Inventor Khai Nguyen
Khai Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7196556Abstract: A programmable logic device is equipped for low voltage differential signaling (“LVDS”) by providing an LVDS input buffer and/or an LVDS output buffer on the device. I/O pins on the device that are used together in pairs for LVDS can alternatively be used individually for other types of signaling. The LVDS buffers are constructed to give good performance and to meet LVDS specifications despite variations due to temperature, manufacturing process inconsistency, and power supply changes.Type: GrantFiled: January 22, 2003Date of Patent: March 27, 2007Assignee: Altera CorporationInventors: Khai Nguyen, Xiaobao Wang, In Whan Kim, Chiakang Sung, Richard G Cliff, Joseph Huang, Bonnie I Wang, Wayne Yeung
-
Patent number: 7119579Abstract: A supply voltage detection circuit determines when the voltage for any one of the power supply signals received by an integrated circuit device is below its steady state level, as may occur during a hot socket condition when the device is inserted in or removed from a powered-on system. A first detection circuit determines when the first supply voltage level is below its steady state level, and a second detection circuit determines when the second supply voltage level is below its steady state level. A logic circuit provides a detected condition signal that disables current flow through an input/output terminal associated with the supply voltage detection circuit. The circuit is able to rapidly detect hot socket conditions for a wide range of power supply signal levels, including low supply signal levels, while limiting leakage current effects.Type: GrantFiled: December 6, 2004Date of Patent: October 10, 2006Assignee: Altera CorporationInventors: Yan Chong, Chiakang Sung, Bonnie Wang, Khai Nguyen, Joseph Huang, Xiaobao Wang, Philip Pan, In Whan Kim, Gopi Rangan, Tzung-Chin Chang, Surgey Y. Shumarayev, Thomas H. White
-
Publication number: 20060220703Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: ApplicationFiled: June 2, 2006Publication date: October 5, 2006Applicant: Altera CorporationInventors: Bonnie Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7116135Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: GrantFiled: July 6, 2004Date of Patent: October 3, 2006Assignee: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan
-
Patent number: 7109765Abstract: A circuit provides a programmable phase shift feature, where the phase shift is programmably selectable by a user. This circuitry may be incorporated in a programmable logic device (PLD) or field programmable gate array (FPGA) to provide additional programmability features. The programmable phase shift circuitry may be implemented within a phase locked loop (PLL) or delay locked loop (DLL) circuit.Type: GrantFiled: November 22, 2004Date of Patent: September 19, 2006Assignee: Altera CorporationInventors: Bonnie I Wang, Joseph Huang, Chiakang Sung, Xiaobao Wang, In Whan Kim, Wayne Yeung, Khai Nguyen
-
Patent number: 7098690Abstract: A programmable I/O element for an I/O terminal of a logic array is suitable for operating according to high speed I/O modes such as double data rate and zero bus turnaround. The I/O element may include an input block with two registers for registering input signals from the terminal upon alternate clock edges. In addition or alternatively, it may include an output block with two registers that separately register output signals from the array on the same clock edge and a multiplexer that alternately outputs those signals. For bidirectional terminals, the multiplexer output is connectable to the I/O terminal via an output buffer, and an output enable block provides an enable signal to a gating input of the output buffer. Programmable delays may be included in the input, output, and output enable paths, in particular to provide a slower turn-on time than turn-off time for the output buffer.Type: GrantFiled: December 29, 2004Date of Patent: August 29, 2006Assignee: Altera CorporationInventors: Khai Nguyen, Chiakang Sung, Bonnie Wang, Joseph Huang, Phillip Pan, In Whan Kim, Gopi Rangan, Yan Chong, Xiaobao Wang, Tzung-Chin Chang
-
Patent number: 7088140Abstract: Circuits, methods, and apparatus that provide output drivers that consume relatively little integrated circuit area and provide fast output switching. An exemplary embodiment provides an output driver including pull-up and pull-down devices, each device driven by a pre-driver stage. The pre-driver for the pull-down device is supplied from an auxiliary power supply, which has a higher voltage than the supply seen by the pull-up device. The pre-driver for the pull-down is biased by a voltage that tracks the higher of the auxiliary and output supplies. In some embodiments, the output driver may be part of an input/output cell. In that case, the well for the pull-up device is biased by a voltage that tracks the highest of the output supply and input received voltage, while the pull-up predriver circuit bias is the higher between the auxiliary and output supplies and the input received voltage.Type: GrantFiled: March 4, 2004Date of Patent: August 8, 2006Assignee: Altera CorporationInventors: Khai Nguyen, Chiakang Sung, Gopi Rangan, Tzung-Chin Chang
-
Patent number: 7046037Abstract: Input buffer circuitry for handling high-speed differential input signals on an integrated circuit is provided. The input buffer circuitry may use two parallel differential input buffers with overlapping input-voltage ranges. Logic on the integrated circuit may be powered at a core-logic power supply voltage. Input-output circuitry on the integrated circuit may be powered at an input-output voltage level. To improve the performance of the input buffers in the overlap range, at least one the input buffers can be powered using a total power supply voltage drop that exceeds the core-logic power supply level. One of the input buffers may be configured to handle lower-voltage input signals. This input buffer may be powered using the input-output power supply level.Type: GrantFiled: June 15, 2005Date of Patent: May 16, 2006Assignee: Altera CorporationInventors: Jeffrey Tyhach, Bonnie Wang, Chiakang Sung, Khai Nguyen
-
Patent number: 7030675Abstract: A method and apparatus for updating the control signal received by a delay chain in a DDR application. A register is used to regulate the control signal to the delay chain. The register only updates the signal at the delay chain when a signal is not passing through the delay chain. Additionally, the present invention is directed to a delay circuit that uses a plurality of PMOS and NMOS transistors connected in parallel to each other and to an inverter that provides the desired delay. The delay provided is achieved by sequentially turning off/on a series of the NMOS/PMOS transistor pairs.Type: GrantFiled: August 31, 2004Date of Patent: April 18, 2006Assignee: Altera CorporationInventors: Bonnie I. Wang, Joseph Huang, Chiakang Sung, Yan Chong, Khai Nguyen, Henry Kim
-
Patent number: 6992947Abstract: Methods and apparatus for a dual-port SRAM in a programmable logic device. One embodiment provides a programmable logic integrated circuit including a dual-port memory. The memory includes a plurality of memory storage cells, and each memory storage cell has a memory cell having a first node and a second node, a first series of devices connected between a first data line and the first node of the memory cell, and a second series of devices connected between a second data line and the second node of the memory cell. A read cell is connected to the second node of the memory cell. A word line is connected to a first device in the first series of devices, a second device in the second series of devices, and the read cell.Type: GrantFiled: October 28, 2003Date of Patent: January 31, 2006Assignee: Altera CorporationInventors: Philip Y. Pan, Chiakang Sung, Joseph Huang, Bonnie Wang, Khai Nguyen, Xiaobao Wang, Gopinath Rangan, In Whan Kim, Yan Chong
-
Patent number: 6972593Abstract: The hot socket detect circuit of the present invention includes a well bias circuit and three hot socket detect blocks. If the output of any of the three hot socket detect blocks is a digital high signal then the output of the hot socket detect circuit is a digital high signal. The digital high signal indicates that a hot socket condition exists.Type: GrantFiled: August 5, 2003Date of Patent: December 6, 2005Assignee: Altera Corp.Inventors: Xiaobao Wang, Khai Nguyen, Chiakang Sung, Bonnie Wang
-
Patent number: 6970024Abstract: Circuits, methods, and apparatus for protecting devices in an output stage from over-voltage conditions caused by high supply and input voltages. Embodiments provide over-voltage protection that operates over a range of voltage levels, and that can be optimized for performance at different voltage levels. An exemplary embodiment of the present invention uses stacked devices to protect n and p-channel output devices from excess supply and input voltages. These stacked devices are biased by voltages received at their gates. These gate voltages vary as a function of supply voltage to maintain performance. Other embodiments of the present invention provide a body bias switch that generates a bias for the bulk of p-channel output devices. This bias tracks the higher of a supply or input voltage, such that parasitic drain-to-bulk diodes do not conduct. A switch may be provided that shorts the bulk connection to VCC under appropriate conditions.Type: GrantFiled: February 24, 2004Date of Patent: November 29, 2005Assignee: Altera CorporationInventors: Dirk Reese, Tzung-Chin Chang, Chiakang Sung, Khai Nguyen, Gopinath Rangan, Xiaobao Wang
-
Publication number: 20050253626Abstract: A supply voltage detection circuit determines when the voltage for any one of the power supply signals received by an integrated circuit device is below its steady state level, as may occur during a hot socket condition when the device is inserted in or removed from a powered-on system. A first detection circuit determines when the first supply voltage level is below its steady state level, and a second detection circuit determines when the second supply voltage level is below its steady state level. A logic circuit provides a detected condition signal that disables current flow through an input/output terminal associated with the supply voltage detection circuit. The circuit is able to rapidly detect hot socket conditions for a wide range of power supply signal levels, including low supply signal levels, while limiting leakage current effects.Type: ApplicationFiled: December 6, 2004Publication date: November 17, 2005Inventors: Yan Chong, Chiakang Sung, Bonnie Wang, Khai Nguyen, Joseph Huang, Xiaobao Wang, Philip Pan, In What Kim, Gopi Rangan, Tzung-Chin Chang, Surgey Shumarayev, Thomas White
-
Patent number: 6965581Abstract: An apparatus for transmitting and receiving signals over a two-way satellite communication system is disclosed. A receiving unit receives data from a user terminal. A transmitting unit is coupled to the receiving unit and transmits the data to an antenna. The data is transmitted over a return channel that is established over the satellite to a hub; the hub has connectivity to a packet switched network.Type: GrantFiled: February 22, 2001Date of Patent: November 15, 2005Assignee: Hughes Electronics Corp.Inventors: Khai Nguyen, Cliff Harris, Douglas Dillon, Frank Kelly, Paul Gaske
-
Patent number: 6956401Abstract: Input buffer circuitry for handling high-speed differential input signals on an integrated circuit is provided. The input buffer circuitry may use two parallel differential input buffers with overlapping input-voltage ranges. Logic on the integrated circuit may be powered at a core-logic power supply voltage. Input-output circuitry on the integrated circuit may be powered at an input-output voltage level. To improve the performance of the input buffers in the overlap range, at least one the input buffers can be powered using a total power supply voltage drop that exceeds the core-logic power supply level. One of the input buffers may be configured to handle lower-voltage input signals. This input buffer may be powered using the input-output power supply level.Type: GrantFiled: November 10, 2003Date of Patent: October 18, 2005Assignee: Altera CorporationInventors: Jeffrey Tyhach, Bonnie Wang, Chiakang Sung, Khai Nguyen
-
Publication number: 20050162187Abstract: A programmable I/O element for an I/O terminal of a logic array is suitable for operating according to high speed I/O modes such as double data rate and zero bus turnaround. The I/O element may include an input block with two registers for registering input signals from the terminal upon alternate clock edges. In addition or alternatively, it may include an output block with two registers that separately register output signals from the array on the same clock edge and a multiplexer that alternately outputs those signals. For bidirectional terminals, the multiplexer output is connectable to the I/O terminal via an output buffer, and an output enable block provides an enable signal to a gating input of the output buffer. Programmable delays may be included in the input, output, and output enable paths, in particular to provide a slower turn-on time than turn-off time for the output buffer.Type: ApplicationFiled: December 29, 2004Publication date: July 28, 2005Inventors: Khai Nguyen, Chiakang Sung, Bonnie Wang, Joseph Huang, Phillip Pan, In Whan Kim, Gopi Rangan, Yan Chong, Xiaobao Wang, Tzung-Chin Chang
-
Publication number: 20050140430Abstract: An AC current booster for high speed, high frequency applications having a single-ended output embodiment and a differential output embodiment. The embodiments of the present invention allow bifurcated control of the AC switching rate and the DC state of a given output signal, in order to achieve faster rising and falling edge rates without an undesirable increase in output voltage swing.Type: ApplicationFiled: December 31, 2003Publication date: June 30, 2005Inventors: Bonnie Wang, Chiakang Sung, Khai Nguyen, Xiaobao Wang
-
Patent number: 6911860Abstract: A switch circuit selectively provides a reference voltage, needed in some I/O standards, to a logic device. The circuit receives a dedicated power supply that is different from the device's I/O supply. It may also include a level shifting circuit for converting a master control signal having a logic level determined by a first supply to a first control signal having a logic level determined by the dedicated supply. The switch circuit also includes a transmission switch that passes the reference voltage to an output in response to at least the first control signal. The transmission switch may be a CMOS transmission gate with at least one NMOS transistor controlled by the first control signal in parallel with at least one PMOS transistor controlled by a second control signal, complementary to the first. The second control signal may be generated by another level shifting circuit and have a logic level determined by the I/O supply.Type: GrantFiled: November 9, 2001Date of Patent: June 28, 2005Assignee: Altera CorporationInventors: Xiaobao Wang, Chiakang Sung, Khai Nguyen, Joseph Huang, Bonnie Wang, Philip Pan, Yan Chong, In Whan Kim, Gopinath Rangan, Tzung-Chin Chang
-
Patent number: 6911923Abstract: Techniques for adjusting the boundary between bytes of data in a serial-to-parallel converter are provided. Bits of serial data are shifted into a first register. Data bytes are then shifted out of the first register along parallel signal lines into a second register. The timing of the parallel load of data from the first register to the second register determines the parallel data byte boundary. The boundary between the parallel data bytes can be shifted using a load enable signal. The phase of the load enable signal can be changed to shift the boundary between data bytes by one or more bits. The parallel data can then be loaded from the second register into a third register. The data output signal of the third register is synchronized to a core clock signal to ensure enough set up and hold time for signals output by the third register.Type: GrantFiled: January 29, 2004Date of Patent: June 28, 2005Assignee: Altera CorporationInventors: Bonnie Wang, Chiakang Sung, Khai Nguyen, Joseph Huang, Gopi Rangan, Nitin Prasad
-
Publication number: 20050134332Abstract: Methods and apparatus for providing either high-speed, or lower-speed, flexible inputs and outputs. An input and output structure having a high-speed input, a high-speed output, a low or moderate speed input, and an low or moderate speed output is provided. One of the input and output circuits are selected and the others are deselected. The high-speed input and output circuits are comparatively simple, in one example having only a clear signal for a control line input, and are able to interface to lower speed circuitry inside the core of an integrated circuit. The low or moderate speed input and output circuits are more flexible, for example, having preset, enable, and clear as control line inputs, and are able to support JTAG boundary testing. These parallel high and lower speed circuits are user selectable such that the input output structure is optimized between speed and functionality depending on the requirements of the application.Type: ApplicationFiled: July 6, 2004Publication date: June 23, 2005Applicant: Altera CorporationInventors: Bonnie Wang, Chiakang Sung, Joseph Huang, Khai Nguyen, Philip Pan