Patents by Inventor Kiyoyuki Morita
Kiyoyuki Morita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6933570Abstract: A semiconductor device equipped with a fuel cell of the present invention includes a fuel cell and a semiconductor element, and the fuel cell includes an anode separator in which a flow channel for fuel is formed, a cathode separator in which a flow channel for oxidizer is formed, and a membrane electrode assembly interposed between the anode separator and the cathode separator. In the semiconductor device, the semiconductor element is formed on one of the principal surfaces of one separator selected from the anode separator and the cathode separator, and the semiconductor element and the selected separator are connected electrically. With this configuration of the semiconductor device equipped with a fuel cell, a more compact and versatile semiconductor device equipped with a fuel cell is provided.Type: GrantFiled: October 28, 2003Date of Patent: August 23, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kiyoshi Morimoto, Kiyoyuki Morita
-
Patent number: 6911351Abstract: The method of fabricating a nitride semiconductor of this invention includes the steps of forming, on a substrate, a first nitride semiconductor layer of AluGavInwN, wherein 0?u, v, w?1 and u+v+w=1; forming, in an upper portion of the first nitride semiconductor layer, plural convexes extending at intervals along a substrate surface direction; forming a mask film for covering bottoms of recesses formed between the convexes adjacent to each other; and growing, on the first nitride semiconductor layer, a second nitride semiconductor layer of AlxGayInzN, wherein 0?x, y, z?1 and x+y+z=1, by using, as a seed crystal, C planes corresponding to top faces of the convexes exposed from the mask film.Type: GrantFiled: January 16, 2003Date of Patent: June 28, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Isao Kidoguchi, Akihiko Ishibashi, Ryoko Miyanaga, Gaku Sugahara, Masakatsu Suzuki, Masahiro Kume, Yuzaburo Ban, Kiyoyuki Morita, Ayumu Tsujimura, Yoshiaki Hasegawa
-
Publication number: 20050093043Abstract: A non-volatile memory comprising: a first substrate (100) and a second substrate (110), the first substrate (100) having a plurality of switching elements (4) arranged in matrix, and a plurality of first electrodes (18) connected to the switching element (4), the second substrate (110) having a conductive film (32), and a recording layer (34) whose resistance value changes by application of an electric pulse, wherein the plurality of first electrodes (18) are integrally covered by the recording layer (34), the recording layer (34) thereby being held between the plurality of first electrodes (18) and the conductive film (32); the first substrate (100) further comprising a second electrode (22), the second electrode (22) being electrically connected to the conductive film (32), the voltage of which is maintained at a set level while applying current to the recording layer (34). This non-volatile memory achieves high integration at low cost.Type: ApplicationFiled: November 4, 2004Publication date: May 5, 2005Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Kiyoyuki Morita, Noboru Yamada, Akihito Miyamoto, Takashi Ohtsuka, Hideyuki Tanaka
-
Publication number: 20050045864Abstract: A non-volatile memory (1) which comprises an insulating substrate (11) having a plurality of first electrodes (15) extending therethrough from a front surface of the substrate to a rear surface thereof, a second electrode (12) formed on one surface side of the substrate (11), and a recording layer (14) held between the first electrodes (15) and the second electrode (12) and variable in resistance value by electric pulses applied across the first electrodes (15) and the second electrode (12), the plurality of first electrodes (15) being electrically connected to the recording layer (14) in a region constituting a single memory cell (MC). The non-volatile memory (1) can be reduced in power consumption and has great freedom of design and high reliability.Type: ApplicationFiled: October 19, 2004Publication date: March 3, 2005Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Hideyuki Tanaka, Takashi Ohtsuka, Kiyoyuki Morita, Kiyoshi Morimoto
-
Patent number: 6859381Abstract: A nonvolatile semiconductor storage element, which is provided with a floating gate electrode, and a dielectric capacitor and a ferroelectric capacitor both connected to the floating gate electrode. By applying voltage between a first polarization voltage supplying terminal and a second polarization voltage supplying terminal, polarization serving as information is generated in the ferroelectric film of the ferroelectric capacitor. Additionally, when a read-out voltage is applied between the ground terminal and the power source voltage terminal that are in connection with the source and drain regions, the MISFET is turned either on or off in correspondence to the state of the charge held in the floating gate electrode, and thus information within the floating gate electrode is read out.Type: GrantFiled: March 4, 2004Date of Patent: February 22, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takashi Ohtsuka, Kiyoyuki Morita, Michihito Ueda
-
Patent number: 6847071Abstract: In an electric potential generating device, a source of an N type MIS transistor is mutually connected to that of a P type MIS transistor and also connected to an output terminal. A drain of an N type MIS transistor 54 is connected to a power supply voltage supply portion for supplying power supply voltage VDD, and a drain of the P type MIS transistor is connected to a ground. In addition, a substrate potential of the N type MIS transistor is a ground voltage VSS, and that of a P type MIS transistor 56 is the power supply voltage VDD. Thus, it is constituted as a source follower circuit for taking output out of the source. It is possible, by utilizing this electric potential generating device, to obtain a logic transformation circuit for stably switching between NOR operation and NAND operation.Type: GrantFiled: June 5, 2002Date of Patent: January 25, 2005Assignee: Matsushita Electric Industrial Co., LTD.Inventors: Michihito Ueda, Kenji Toyoda, Kiyoyuki Morita, Takashi Ohtsuka
-
Patent number: 6847543Abstract: A non-volatile memory circuit comprising first and second transistors (101, 102) each having a gate and a drain, wherein the gates of these transistors are connected to each other and the drains of these transistors are connected to each other, whereby a first inverter is formed; third and fourth transistors (103, 104) each having a gate and a drain, wherein the gates of these transistors are connected to each other and the drains of these transistors are connected to each other, whereby a second inverter is formed; a fifth transistor (105) provided with a gate, which is connected to a word line (107), and which is connected between a first bit line (108) and an input terminal of the second inverter; a sixth transistor (106) provided with a gate, which is connected to the word line (107), and which is connected between a second bit line (109) and an input terminal of the first inverter; and first and second resistor elements (114, 115) which are serially connected to the first and second inverters, respectiveType: GrantFiled: October 15, 2003Date of Patent: January 25, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenji Toyoda, Kiyoyuki Morita
-
Patent number: 6844564Abstract: A non-volatile memory (1) which comprises an insulating substrate (11) having a plurality of first electrodes (15) extending therethrough from a front surface of the substrate to a rear surface thereof, a second electrode (12) formed on one surface side of the substrate (11), and a recording layer (14) held between the first electrodes (15) and the second electrode (12) and variable in resistance value by electric pulses applied across the first electrodes (15) and the second electrode (12), the plurality of first electrodes (15) being electrically connected to the recording layer (14) in a region constituting a single memory cell (MC). The non-volatile memory (1) can be reduced in power consumption and has great freedom of design and high reliability.Type: GrantFiled: June 30, 2003Date of Patent: January 18, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hideyuki Tanaka, Takashi Ohtsuka, Kiyoyuki Morita, Kiyoshi Morimoto
-
Patent number: 6844582Abstract: A learning method of a semiconductor device of the present invention comprises a neuro device having a multiplier as a synapse in which a weight varies according to an input weight voltage, and functioning as a neural network system that processes analog data, comprising a step A of inputting predetermined input data to the neuro device and calculating an error between a target value of an output of the neuro device with respect to the input data and an actual output, a step B of calculating variation amount in the error by varying a weight of the multiplier thereafter, and a step C of varying the weight of the multiplier based on the variation amount in the error, wherein in the steps B and C, after inputting a reset voltage for setting the weight to a substantially constant value to the multiplier as the weight voltage, the weight is varied by inputting the weight voltage corresponding to the weight to be varied.Type: GrantFiled: May 9, 2003Date of Patent: January 18, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Michihito Ueda, Kenji Toyoda, Takashi Ohtsuka, Kiyoyuki Morita
-
Publication number: 20040211994Abstract: In an electric potential generating device, a source of an N type MIS transistor is mutually connected to that of a P type MIS transistor and also connected to an output terminal. A drain of an N type MIS transistor 54 is connected to a power supply voltage supply portion for supplying power supply voltage VDD, and a drain of the P type MIS transistor is connected to a ground. In addition, a substrate potential of the N type MIS transistor is a ground voltage VSS, and that of a P type MIS transistor 56 is the power supply voltage VDD. Thus, it is constituted as a source follower circuit for taking output out of the source. It is possible, by utilizing this electric potential generating device, to obtain a logic transformation circuit for stably switching between NOR operation and NAND operation.Type: ApplicationFiled: May 18, 2004Publication date: October 28, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Michihito Ueda, Kenji Toyoda, Kiyoyuki Morita, Takashi Ohtsuka
-
Patent number: 6809953Abstract: A potential generating circuit comprises a capacitor (4); a ferroelectric capacitor (6) connected in series to the capacitor (4); an output terminal (11); a capacitor (10) for grounding the output terminal (11); a switch (9) for connecting a connecting node (5) between the two capacitors (4, 6) to the output terminal (11); and a switch (1) for connecting the connecting node (5) to the ground; wherein during a first period, with the switches (1) and (9) placed in the OFF state, a terminal (3) is provided with a positive potential and a terminal (7) is grounded; wherein during a second period following the first period, the terminal (3) is grounded and the switch (9) is placed in the ON state; wherein during a third period following the second period, the switch (9) is placed in the OFF state, the switch (1) is placed in the ON state, and the terminal (7) is provided with a positive potential; wherein during a fourth period following the third period, the terminal (7) is grounded; and wherein the first throughType: GrantFiled: May 16, 2003Date of Patent: October 26, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenji Toyoda, Michihito Ueda, Kiyoshi Morimoto, Kiyoyuki Morita, Toru Iwata, Jun Kajiwara
-
Publication number: 20040183508Abstract: A voltage generating circuit comprising a capacitor (4), a ferroelectric capacitor (6) serially connected to the capacitor (4), an output terminal (11), a capacitor (10) which grounds the output terminal (11), a supply voltage supplying terminal (13), a switch (1) which connects the supply voltage supplying terminal (13) and the connecting node (N1) of the two capacitors (4, 6), and a switch (9) which connects the connecting node (N1) and output terminal (11); wherein during a first period, with the two switches (1) and (9) placed in the OFF state, a terminal (3) is grounded and a terminal (7) is provided with a supply voltage; wherein during a second period, the terminal (3) is provided with the supply voltage and the switch (9) is placed in the ON state; wherein during a third period, the switch (9) is placed in the OFF state, the switch (1) is placed in the ON state, and the terminal (7) is grounded; wherein during a fourth period, the terminal (7) is provided with the supply voltage; and wherein thereafteType: ApplicationFiled: January 28, 2004Publication date: September 23, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kenji Toyoda, Michihito Ueda, Kiyoshi Morimoto, Kiyoyuki Morita
-
Publication number: 20040165430Abstract: A nonvolatile semiconductor storage element, which is provided with a floating gate electrode, and a dielectric capacitor and a ferroelectric capacitor both connected to the floating gate electrode. By applying voltage between a first polarization voltage supplying terminal and a second polarization voltage supplying terminal, polarization serving as information is generated in the ferroelectric film of the ferroelectric capacitor. Additionally, when a read-out voltage is applied between the ground terminal and the power source voltage terminal that are in connection with the source and drain regions, the MISFET is turned either on or off in correspondence to the state of the charge held in the floating gate electrode, and thus information within the floating gate electrode is read out.Type: ApplicationFiled: March 4, 2004Publication date: August 26, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Takashi Ohtsuka, Kiyoyuki Morita, Michihito Ueda
-
Patent number: 6781865Abstract: A multiplexer includes first through fourth switching sections 10A through 10D in a pre-stage gate and each of the switching sections 10 includes a serial capacitor 3 and a FET 4. The serial capacitor 3 includes a ferroelectric capacitor 1 and a paraelectric capacitor 2 and an intermediate node of the serial capacitor 3 is connected to a gate electrode 8 of the FET 4. In a unit selector Use11 made up of the switching sections 10A and 10B, a voltage applied to the intermediate node 9 is distributed according to the difference between the capacitances of the two capacitors so that in the switching section 10A and 10B, the FETs 4 alternately turn ON and OFF according to the logical value, 1 or 0, of a selection signal D1. Accordingly, an operation state is stored in a nonvolatile state in the ferroelectric capacitor 1.Type: GrantFiled: April 9, 2003Date of Patent: August 24, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takashi Ohtsuka, Kiyoyuki Morita
-
Publication number: 20040162725Abstract: A stochastic processor of the present invention comprises a fluctuation generator (15) configured to output an analog quantity having a fluctuation, a fluctuation difference calculation means (401) configured to output fluctuation difference data with an output of the fluctuation generator added to analog difference between two data, a thresholding unit (47) configured to perform thresholding on an output of the fluctuation difference calculation means to thereby generate a pulse, and a pulse detection means configured to detect the pulse output from the thresholding unit.Type: ApplicationFiled: February 20, 2004Publication date: August 19, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Michihito Ueda, Kiyoyuki Morita
-
Publication number: 20040142579Abstract: A silicon oxide film 102, a Pt film 103x, a Ti film 104x and a PZT film 105x are deposited in this order over a Si substrate 101. The Si substrate 101 is placed in a chamber 106 so that the PZT film 105x is irradiated with an EHF wave 108. The irradiation with the EHF wave locally heats a dielectric film such as the PZT film. As a result, it is possible to improve, for example, the leakage property of the dielectric film without adversely affecting a device formed on the Si substrate 101.Type: ApplicationFiled: December 17, 2002Publication date: July 22, 2004Inventors: Kiyoyuki Morita, Shoji Miyake, Michihito Ueda, Takashi Ohtsuka, Takashi Nichikawa, Akira Inoue, Takeshi Takagi, Yoshihiro Hara, Minoru Kubo
-
Publication number: 20040105301Abstract: A non-volatile memory circuit comprising first and second transistors (101, 102) each having a gate and a drain, wherein the gates of these transistors are connected to each other and the drains of these transistors are connected to each other, whereby a first inverter is formed; third and fourth transistors (103, 104) each having a gate and a drain, wherein the gates of these transistors are connected to each other and the drains of these transistors are connected to each other, whereby a second inverter is formed; a fifth transistor (105) provided with a gate, which is connected to a word line (107), and which is connected between a first bit line (108) and an input terminal of the second inverter; a sixth transistor (106) provided with a gate, which is connected to the word line (107), and which is connected between a second bit line (109) and an input terminal of the first inverter; and first and second resistor elements (114, 115) which are serially connected to the first and second inverters, respectiveType: ApplicationFiled: October 15, 2003Publication date: June 3, 2004Applicant: Matsushita Electric Industrial Co., LtdInventors: Kenji Toyoda, Kiyoyuki Morita
-
Publication number: 20040099907Abstract: A semiconductor device equipped with a fuel cell of the present invention includes a fuel cell and a semiconductor element, and the fuel cell includes an anode separator in which a flow channel for fuel is formed, a cathode separator in which a flow channel for oxidizer is formed, and a membrane electrode assembly interposed between the anode separator and the cathode separator. In the semiconductor device, the semiconductor element is formed on one of the principal surfaces of one separator selected from the anode separator and the cathode separator, and the semiconductor element and the selected separator are connected electrically. With this configuration of the semiconductor device equipped with a fuel cell, a more compact and versatile semiconductor device equipped with a fuel cell is provided.Type: ApplicationFiled: October 28, 2003Publication date: May 27, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO.,Inventors: Kiyoshi Morimoto, Kiyoyuki Morita
-
Patent number: 6740928Abstract: The semiconductor device of the present invention includes: particles or interface states for passing charge formed on a p-type silicon substrate via a barrier layer; and particles for holding charge formed above the charge-passing particles via another barrier layer. The charge-holding particles are different from the charge-passing particles in parameters such as the particle diameter, the capacitance, the electron affinity, and the sum of electron affinity and forbidden bandwidth, to attain swift charge injection and release as well as stable charge holding in the charge-holding particles.Type: GrantFiled: January 24, 2003Date of Patent: May 25, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shigeo Yoshii, Kiyoshi Morimoto, Kiyoyuki Morita, Haruyuki Sorada
-
Publication number: 20040095181Abstract: A multiplexer includes first through fourth switching sections 10A through 10D in a pre-stage gate and each of the switching sections 10 includes a serial capacitor 3 and a FET 4. The serial capacitor 3 includes a ferroelectric capacitor 1 and a paraelectric capacitor 2 and an intermediate node of the serial capacitor 3 is connected to a gate electrode 8 of the FET 4. In a unit selector Use11 made up of the switching sections 10A and 10B, a voltage applied to the intermediate node 9 is distributed according to the difference between the capacitances of the two capacitors so that in the switching section 10A and 10B, the FETs 4 alternately turn ON and OFF according to the logical value, 1 or 0, of a selection signal D1. Accordingly, an operation state is stored in a nonvolatile state in the ferroelectric capacitor 1.Type: ApplicationFiled: April 9, 2003Publication date: May 20, 2004Inventors: Takashi Ohtsuka, Kiyoyuki Morita