Patents by Inventor Masaru Yano

Masaru Yano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12198768
    Abstract: A semiconductor device and an erasing method may control a number of times an erase pulse. The erasing method of a flash memory includes the following. Multiple sacrificial memory cells in a block are programmed with different write levels first. When a selected block is erased in response to an erase command, a monitor erase pulse (R1) is applied to a well, and then the sacrificial memory cells are verified (S_EV). When the verification fails, a voltage of the monitor erase pulse is increased and then a monitor erase pulse (R2) is applied until the verification of the sacrificial memory cells passes. When the verification is passed, a normal erase pulse (Q1) is applied to the well based on a voltage of the monitor erase pulse (R2) to erase the selected block.
    Type: Grant
    Filed: March 16, 2022
    Date of Patent: January 14, 2025
    Assignee: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Patent number: 12198745
    Abstract: A semiconductor storage device and its writing method are provided. A memory cell array is formed on a substrate, and the memory cell array has an NOR array with an NOR flash memory structure and a resistive random access array with a resistive random access memory (RRAM) structure. A read/write control unit charges a selected global bit line when a set write operation is performed on a selected memory cell of the resistive random access array, and a set write voltage is applied to the selected memory cell by applying a voltage charging the selected global bit line.
    Type: Grant
    Filed: May 4, 2022
    Date of Patent: January 14, 2025
    Assignee: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Patent number: 12198036
    Abstract: A resistance variable type synapse array apparatus that can perform STDP writing using a positive potential is provided. The synapse array apparatus includes a writing unit writing to a selected resistance variable type memory element in a crossbar array. The writing unit includes a driver generating a positive pulse signal corresponding to a positive part of a spike signal generated by a presynaptic neuron, a driver generating a positive pulse signal corresponding to a negative part of a spike signal generated by a postsynaptic neuron, a driver generating a positive pulse signal corresponding to a positive part of the spike signal generated by the postsynaptic neuron, and a driver generating a positive pulse signal corresponding to a negative part of the spike signal generated by the presynaptic neuron.
    Type: Grant
    Filed: May 18, 2021
    Date of Patent: January 14, 2025
    Assignee: Winbond Electronics Corp.
    Inventors: Yasuhiro Tomita, Masaru Yano
  • Publication number: 20240419369
    Abstract: An operating method of a semiconductor device including a NOR type flash memory and a NAND type flash memory is improved. A flash memory includes a NOR type flash memory, a NAND type flash memory, a controller, and an internal bus connecting the NOR type flash memory and the NAND type flash memory to the controller. The controller controls the NOR type flash memory, or the NOR type flash memory and the NAND type flash memory based on a command received from an outside.
    Type: Application
    Filed: May 30, 2024
    Publication date: December 19, 2024
    Applicant: Winbond Electronics Corp.
    Inventors: Masaru Yano, Takehiro Kaminaga
  • Publication number: 20240347106
    Abstract: A semiconductor device is capable of improving calculating ability and processing efficiency in AI learning and the like. A flash memory (100) includes a NAND-type or NOR-type memory cell array (110) and a calculation processing part (190). The calculation processing part (190) includes a bit line current detection part (200); a voltage holding part (210) holding a voltage corresponding to the detected current; an adding part (220) adding voltages held by the voltage holding part (210); and an A/D conversion part (230) performing A/D conversion on an addition result of the adding part (220). The calculation processing part (190) may calculate a sum of the current flowing in a bit line in a row direction and/or a column direction when the memory cell array is read.
    Type: Application
    Filed: February 18, 2024
    Publication date: October 17, 2024
    Applicant: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Patent number: 12080353
    Abstract: The disclosure provides a semiconductor device and an erasing method that may alleviate the deterioration of a memory cell caused by ISPE. The NAND flash memory in the disclosure includes a memory cell array and an erasing component that erases selected blocks of the memory cell array. The erasing component performs a first erasing verification (EV1) and a second erasing verification (EV2) on the selected block. When the first erasing verification (EV1) passes, and the second erasing verification (EV2) fails, an erase pulse with the same erase voltage as the last time is applied, and when the first erasing verification (EV1) fails, an erase pulse with a step voltage higher than the last time is applied.
    Type: Grant
    Filed: November 17, 2022
    Date of Patent: September 3, 2024
    Assignee: Winbond Electronics Corp.
    Inventors: Masaru Yano, Toshiaki Takeshita
  • Patent number: 12073882
    Abstract: A semiconductor memory device capable of automatically restoring writing interrupted due to a momentary stop or a fluctuation of a power supply voltage is provided. A non-volatile memory of the disclosure includes a memory cell array formed with a NOR array and a variable resistance array. When the power supply voltage drops to a power-off level during writing into the NOR array, a reading/writing control unit writes unwritten data into the variable resistance array. Subsequently, when a power-on of the power supply voltage is detected, the reading/writing control unit reads the unwritten data from the variable resistance array and writes the unwritten data into the NOR array, so that interrupted writing is restored.
    Type: Grant
    Filed: October 28, 2022
    Date of Patent: August 27, 2024
    Assignee: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Publication number: 20240265964
    Abstract: A flash memory that improves the reliability of data stored in a memory cell array is provided in the disclosure. A wear leveling method of the flash memory of the disclosure includes the following operation. The memory cell array includes multiple sectors, the method includes the following operation. A region is set for storing a first flag and a second flag in each sector of multiple sectors of the memory cell array. The first flag indicates whether bit correction has occurred, and the second flag indicates whether specific data is stored. The second flag of a source sector among the sectors in which the specific data is stored is set. The specific data is written to a new sector among the sectors in which the first flag is in a reset state, and the second flag of the new sector is set.
    Type: Application
    Filed: February 1, 2024
    Publication date: August 8, 2024
    Applicant: Winbond Electronics Corp.
    Inventors: Masaru Yano, Masato Ono, Takehiro Kaminaga
  • Patent number: 12033681
    Abstract: A semiconductor storage device capable of achieving low power and high integration is provided. A non-volatile semiconductor memory of the disclosure includes a memory cell array. The memory cell array has a NOR array with a NOR flash memory structure and a variable resistance array with a variable resistance memory structure formed on a substrate. An entry gate is formed between the NOR array and the variable resistance array. When the NOR array is accessed, the entry gate separates the variable resistance array from the NOR array.
    Type: Grant
    Filed: April 25, 2022
    Date of Patent: July 9, 2024
    Assignee: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Patent number: 11978515
    Abstract: A semiconductor memory device capable of reducing failure caused by a source side effect after a large number of W/E cycles is provided. A reading method of a NAND flash memory includes: dividing multiple word lines connected to each memory cell of a NAND string into a group 1 of word lines WL0 to WLi?1, a group 2 of word lines WLi to WLj, . . . , a group y of word lines WLj+1 to WLk?1, and a group x of word lines WLk to WLn, presetting a relationship that each readout voltage (Vread1, Vread2, . . . , Vready, and Vreadx) corresponding to each group increases toward a bit line side, and applying a readout voltage to a selected word line according to the relationship.
    Type: Grant
    Filed: February 19, 2021
    Date of Patent: May 7, 2024
    Assignee: Winbond Electronics Corp.
    Inventors: Riichiro Shirota, Masaru Yano
  • Publication number: 20230386574
    Abstract: A flash memory capable of achieving high integration and low power consumption is formed by an AND-type memory cell array, an address buffer, a row selecting/driving circuit, a column selecting circuit, an input and output circuit, and a read/write control part. A memory cell includes, for example, a charge storage layer of an ONO structure. The read/write control part performs programming and erasing by Fowler-Nordheim (FN) tunneling between the charge storage layer and a channel of a selected memory cell.
    Type: Application
    Filed: May 23, 2023
    Publication date: November 30, 2023
    Applicant: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Patent number: 11798628
    Abstract: A semiconductor storage apparatus programming a memory cell through improved ISPP is introduced. A NAND flash memory programming method includes a step of selecting a page of a memory cell array and applying a programming pulse based on the ISPP to the selected page. The programming pulse applied by the ISPP includes a sacrificial programming pulse for which a program verification becomes unqualified due to an initial programming pulse and a last programming pulse having an increment larger than any increment of other programming pulses.
    Type: Grant
    Filed: August 31, 2021
    Date of Patent: October 24, 2023
    Assignee: Winbond Electronics Corp.
    Inventors: Masaru Yano, Toshiaki Takeshita
  • Publication number: 20230326533
    Abstract: Disclosed is a flash memory, which includes: a memory cell array including two planes; a controller configured to control the read action and program action of the two planes; and two latches configured to hold data read from one plane or data that should be programmed to one plane; and two latches configured to hold data read from another plane or data that should be programmed to another plane. The controller is configured to perform read operation of the other plane according to a simultaneous command input from the outside while performing programming operation of one plane.
    Type: Application
    Filed: March 10, 2023
    Publication date: October 12, 2023
    Applicant: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Publication number: 20230253051
    Abstract: The disclosure provides a semiconductor device and a programming method capable of programming with reduced power consumption. The programming method of the NAND flash memory of the disclosure prepares high-speed programming blocks and copy back block for final data storage, responding to an external input programming command while in an power-saving mode, program 1/2 pages of data in even-numbered pages and odd-numbered pages of the high-speed programming blocks respectively, then the data is read out from the high-speed programming blocks, and the read data is normally programmed into the copy back block.
    Type: Application
    Filed: December 14, 2022
    Publication date: August 10, 2023
    Applicant: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Patent number: 11683935
    Abstract: A NOR flash memory comprising a memory cell having a three-dimensional structure for saving power consumption is provided. The flash memory of the present invention includes a pillar part, a charge accumulating part, an insulating part, a control gate and a selecting gate. The pillar part extends in a vertical direction from a surface of a substrate and includes a conductive semiconductor material. The charge accumulating part is formed by surrounding the pillar part. The insulating part is formed by surrounding the pillar part. The control gate is formed by surrounding the charge accumulating part. The selecting gate is formed by surrounding the insulating part. One end of the pillar part is electrically connected to a bit line via a contact hole and another one end of the pillar part is electrically connected to a conductive region formed on the surface of the substrate.
    Type: Grant
    Filed: August 24, 2018
    Date of Patent: June 20, 2023
    Assignee: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Publication number: 20230186997
    Abstract: The disclosure provides a semiconductor device and an erasing method that may alleviate the deterioration of a memory cell caused by ISPE. The NAND flash memory in the disclosure includes a memory cell array and an erasing component that erases selected blocks of the memory cell array. The erasing component performs a first erasing verification (EV1) and a second erasing verification (EV2) on the selected block. When the first erasing verification (EV1) passes, and the second erasing verification (EV2) fails, an erase pulse with the same erase voltage as the last time is applied, and when the first erasing verification (EV1) fails, an erase pulse with a step voltage higher than the last time is applied.
    Type: Application
    Filed: November 17, 2022
    Publication date: June 15, 2023
    Applicant: Winbond Electronics Corp.
    Inventors: Masaru Yano, Toshiaki Takeshita
  • Patent number: 11676662
    Abstract: A crossbar array apparatus suppressing deterioration of write precision due to a sneak current is provided. A synapse array apparatus includes a crossbar array configured by connecting resistance-variable type memory elements, a row selecting/driving circuit, a column selecting/driving circuit, and a writing unit performing a write operation to a selected resistance-variable type memory element. The writing unit measures the sneak current generated when applying a write voltage to a selected row line before applying the write voltage, and then the writing unit performs the write operation to the selected resistance-variable type memory element by applying a write voltage having a sum of the measured sneak current and a current generated for performing the write operation.
    Type: Grant
    Filed: July 6, 2021
    Date of Patent: June 13, 2023
    Assignee: Winbond Electronics Corp.
    Inventors: Yasuhiro Tomita, Masaru Yano
  • Publication number: 20230170021
    Abstract: A semiconductor memory device capable of automatically restoring writing interrupted due to a momentary stop or a fluctuation of a power supply voltage is provided. A non-volatile memory of the disclosure includes a memory cell array formed with a NOR array and a variable resistance array. When the power supply voltage drops to a power-off level during writing into the NOR array, a reading/writing control unit writes unwritten data into the variable resistance array. Subsequently, when a power-on of the power supply voltage is detected, the reading/writing control unit reads the unwritten data from the variable resistance array and writes the unwritten data into the NOR array, so that interrupted writing is restored.
    Type: Application
    Filed: October 28, 2022
    Publication date: June 1, 2023
    Applicant: Winbond Electronics Corp.
    Inventor: Masaru Yano
  • Publication number: 20230118494
    Abstract: A semiconductor memory device has a NOR-type memory cell array, a crossbar array, an entry gate, and a column selecting/signal processing unit. The crossbar array has a plurality of rows and columns, variable resistor elements formed in intersections of rows and columns respectively. The entry gate arranged between the memory cell array and the crossbar array, connects a selected bit line of the memory cell array to the crossbar array based on a selection signal. The column selecting/signal processing unit has a column writing unit, a column reading unit, and a NOR writing unit. The column writing unit writes data read from the memory cell array to a selected column of the crossbar array. The column reading unit reads data of the selected column of the crossbar array. The NOR writing unit at least writes data read by the column writing unit to the memory cell array.
    Type: Application
    Filed: September 28, 2022
    Publication date: April 20, 2023
    Applicant: Winbond Electronics Corp.
    Inventor: Masaru YANO
  • Patent number: 11594279
    Abstract: An array device and a writing method thereof are provided. A synapse array device includes: a crossbar array, in which a resistive memory element is connected to each intersection of a plurality of row lines and a plurality of column lines; a row select/drive circuit selecting a row line of the crossbar array and applying a pulse signal to the selected row line; a column select/drive circuit selecting a column line of the crossbar array and applying a pulse signal to the selected column line; and a writing part writing to the resistive memory element connected to the selected row line and the selected column line. A first write voltage with controlled pulse width is applied to the selected row line, and a second write voltage with controlled pulse width is applied to the selected column line to perform set writing of the resistive memory element.
    Type: Grant
    Filed: July 6, 2021
    Date of Patent: February 28, 2023
    Assignee: Winbond Electronics Corp.
    Inventors: Yasuhiro Tomita, Masaru Yano