Patents by Inventor Scott J. Derner
Scott J. Derner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180061471Abstract: Apparatuses and methods are disclosed that include ferroelectric memory and for accessing ferroelectric memory. An example method includes increasing a voltage of a first cell plate of a capacitor to change the voltage of a second cell plate of the capacitor, a second digit line, and a second sense node. The voltage of the second cell plate and the second digit line is decreased to change the voltage of the first cell plate, a first digit line, and a first sense node. The first node is driven to a first voltage and the second node is driven to a second voltage responsive to the voltage of the first node being greater than the second node. The first node is driven to the second voltage and the second node is driven to the first voltage responsive to the voltage of the first node being less than the second node.Type: ApplicationFiled: August 16, 2017Publication date: March 1, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Christopher J. Kawamura, Scott J. Derner
-
Publication number: 20180061477Abstract: Apparatuses and methods are disclosed that include two transistor-one capacitor memory and for accessing such memory. An example apparatus includes a capacitor coupled to first and second selection components. The apparatus further includes a first digit line and the first selection component configured to couple a first plate of the capacitor to the first digit line, and also includes a second digit line and the second selection component configured to couple the second plate to the second digit line. A sense amplifier is coupled to the second digit line and is configured to amplify a voltage difference between a voltage coupled to the second digit line and the reference voltage.Type: ApplicationFiled: August 16, 2017Publication date: March 1, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Christopher J. Kawamura, Scott J. Derner
-
Publication number: 20180061469Abstract: Apparatuses and methods are disclosed that in ferroelectric memory and for operating ferroelectric memory. An example apparatus includes a capacitor having a first plate, a second plate, and a ferroelectric dielectric material. The apparatus further includes a first digit line and a first selection component configured to couple the first plate to the first digit line, and also includes a second digit line and a second selection component configured to couple the second plate to the second digit line.Type: ApplicationFiled: August 16, 2017Publication date: March 1, 2018Applicant: MICRON TECHNOLOGY, INC.Inventors: Scott J. Derner, Christopher J. Kawamura
-
Patent number: 9892776Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A memory array may be operated in a half density mode, in which a subset of the memory cells is designated as reference memory cells. Each reference memory cell may be paired to an active memory cell and may act as a reference signal when sensing the active memory cell. Each pair of active and reference memory cells may be connected to a single access line. Sense components (e.g., sense amplifiers) associated with reference memory cells may be deactivated in half density mode. The entire memory array may be operated in half density mode, or a portion of the array may operate in half density mode and the remainder of the array may operate in full density mode.Type: GrantFiled: June 13, 2016Date of Patent: February 13, 2018Assignee: MICRON TECHNOLOGY, INC.Inventors: Scott J. Derner, Charles L. Ingalls
-
Publication number: 20170365318Abstract: Methods, systems, and apparatuses for memory array bit inversion are described. A memory cell (e.g., a ferroelectric memory cell) may be written with a charge associated with a logic state that may be the inverse of the intended logic state of the cell. That is, the actual logic state of one or more memory cells may be inverted, but the intended logic state of the memory cells may remain unchanged. Different sets of transistors may be configured around a sense component of a cell to enable reading and writing of intended and inverted logic states from or to the cell. For instance, a first set of transistors may be used to read the logic state currently stored at a memory cell, while a second set of transistors may be used to read a logic state inverted from the currently stored logic state.Type: ApplicationFiled: July 3, 2017Publication date: December 21, 2017Inventors: Charles L. Ingalls, Scott J. Derner
-
Publication number: 20170358338Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A memory array may be operated in a half density mode, in which a subset of the memory cells is designated as reference memory cells. Each reference memory cell may be paired to an active memory cell and may act as a reference signal when sensing the active memory cell. Each pair of active and reference memory cells may be connected to a single access line. Sense components (e.g., sense amplifiers) associated with reference memory cells may be deactivated in half density mode. The entire memory array may be operated in half density mode, or a portion of the array may operate in half density mode and the remainder of the array may operate in full density mode.Type: ApplicationFiled: June 13, 2016Publication date: December 14, 2017Inventors: Scott J. Derner, Charles L. Ingalls
-
Patent number: 9715919Abstract: Methods, systems, and apparatuses for memory array bit inversion are described. A memory cell (e.g., a ferroelectric memory cell) may be written with a charge associated with a logic state that may be the inverse of the intended logic state of the cell. That is, the actual logic state of one or more memory cells may be inverted, but the intended logic state of the memory cells may remain unchanged. Different sets of transistors may be configured around a sense component of a cell to enable reading and writing of intended and inverted logic states from or to the cell. For instance, a first set of transistors may be used to read the logic state currently stored at a memory cell, while a second set of transistors may be used to read a logic state inverted from the currently stored logic state.Type: GrantFiled: June 21, 2016Date of Patent: July 25, 2017Assignee: MICRON TECHNOLOGY, INC.Inventors: Charles L. Ingalls, Scott J. Derner
-
Patent number: 9318187Abstract: A method and a memory for sensing a state of a memory cell while the memory cell capacitor is isolated from a data line are described. An activation device of the memory cell can be enabled to couple the memory cell capacitor to a parasitic capacitance of the active data line for charge sharing. The activation device can then be disabled to isolate the memory cell capacitor from the active data line. The state of the memory cell can then be sensed while the memory cell capacitor is isolated from the active data line. After the sense operation, the activation device can be re-enabled in order to restore the data to the memory cell capacitor that was destroyed during the sense operation.Type: GrantFiled: July 23, 2013Date of Patent: April 19, 2016Assignee: Micron Technology, Inc.Inventor: Scott J. Derner
-
Patent number: 9076501Abstract: Apparatuses, sense amplifier circuits, and methods for operating a sense amplifier circuit in a memory are described. An example apparatus includes a sense amplifier circuit configured to be coupled to a digit line and configured to, during a memory access operation, drive the digit line to a voltage that indicates the logical value of the charge stored by a memory cell coupled to the digit line. During an initial time period of the memory access operation, the sense amplifier circuit is configured to drive the digit line to a first voltage that indicates the logical value of the charge stored by the memory cell. After the initial time period, the sense amplifier circuit is configured to drive the digit line to a second voltage different than the first voltage that indicates the logical value of the charge stored by the memory cell.Type: GrantFiled: August 19, 2013Date of Patent: July 7, 2015Assignee: Micron Technology, Inc.Inventors: Zhong-yi Xia, Scott J. Derner, Charles L. Ingalls, Howard C. Kirsch
-
Patent number: 9070425Abstract: Some embodiments include apparatuses and methods having a first data line, a second data line, a first transistor, a sense amplifier, and a circuit. The first transistor can operate to couple the first data line to a first node during a first stage of an operation of obtaining information from a memory cell associated with the first data line. The second transistor can operate to couple the second data line to a second node during the first stage. The circuit can operate to apply a first signal to a gate of the first transistor during the operation and to apply a second signal to a gate of the second transistor during the operation. The sense amplifier can operate to perform a sense function on the first and second data lines during a second stage of the operation. Additional apparatus and methods are described.Type: GrantFiled: October 31, 2013Date of Patent: June 30, 2015Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Charles L. Ingalls, Howard Kirsch, Tae H. Kim
-
Publication number: 20150117124Abstract: Some embodiments include apparatuses and methods having a first data line, a second data line, a first transistor, a sense amplifier, and a circuit. The first transistor can operate to couple the first data line to a first node during a first stage of an operation of obtaining information from a memory cell associated with the first data line. The second transistor can operate to couple the second data line to a second node during the first stage. The circuit can operate to apply a first signal to a gate of the first transistor during the operation and to apply a second signal to a gate of the second transistor during the operation. The sense amplifier can operate to perform a sense function on the first and second data lines during a second stage of the operation. Additional apparatus and methods are described.Type: ApplicationFiled: October 31, 2013Publication date: April 30, 2015Applicant: Micron Technology, Inc.Inventors: Scott J. Derner, Charles L. Ingalls, Howard Kirsch, Tae H. Kim
-
Publication number: 20150049565Abstract: Apparatuses, sense amplifier circuits, and methods for operating a sense amplifier circuit in a memory are described. An example apparatus includes a sense amplifier circuit configured to be coupled to a digit line and configured to, during a memory access operation, drive the digit line to a voltage that indicates the logical value of the charge stored by a memory cell coupled to the digit line. During an initial time period of the memory access operation, the sense amplifier circuit is configured to drive the digit line to a first voltage that indicates the logical value of the charge stored by the memory cell. After the initial time period, the sense amplifier circuit is configured to drive the digit line to a second voltage different than the first voltage that indicates the logical value of the charge stored by the memory cell.Type: ApplicationFiled: August 19, 2013Publication date: February 19, 2015Applicant: Micron Technology, Inc.Inventors: Zhong-yi Xia, Scott J. Derner, Charles L. Ingalls, Howard C. Kirsch
-
Publication number: 20150029781Abstract: A method and a memory for sensing a state of a memory cell while the memory cell capacitor is isolated from a data line are described. An activation device of the memory cell can be enabled to couple the memory cell capacitor to a parasitic capacitance of the active data line for charge sharing. The activation device can then be disabled to isolate the memory cell capacitor from the active data line. The state of the memory cell can then be sensed while the memory cell capacitor is isolated from the active data line. After the sense operation, the activation device can be re-enabled in order to restore the data to the memory cell capacitor that was destroyed during the sense operation.Type: ApplicationFiled: July 23, 2013Publication date: January 29, 2015Applicant: Micron Technology, Inc.Inventor: Scott J. Derner
-
Patent number: 7746720Abstract: Techniques for reducing gate induced drain leakage (GIDL) in memory devices utilizing negative wordline architectures. More specifically, a method and apparatus are provided to determine whether any of the word lines in a section of a memory array are active. If any one of the plurality of word lines is active, each of the inactive word lines in the section are coupled to a negative voltage level. If none of the plurality of word lines is active, each of the plurality of word lines is coupled to ground to reduce GIDL.Type: GrantFiled: July 17, 2007Date of Patent: June 29, 2010Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Venkatraghavan Bringivijayaraghavan, Abhay S. Dixit, Scot M. Graham, Stephen R. Porter, Ethan A. Williford
-
Patent number: 7466618Abstract: Method and apparatus are provided for regulating an antifuse programming current by lightly doping an electrically connected region so that the resistance of the region responds in a non-linear manner to changes in voltage. In this way a variable resistor or a variably resistive transistor may be created which vary their resistance in response to an applied voltage and which may thereby limit a programming current while not limiting a lesser, reading current to a serially connected antifuse.Type: GrantFiled: August 31, 2004Date of Patent: December 16, 2008Assignee: Micron Technology, Inc.Inventors: Stephen R. Porter, Scott J. Derner
-
Patent number: 7336522Abstract: A method and apparatus is provided for reducing the current in a memory device. Peripheral device control signals are translated to the wordline off voltage level, such as a negative wordline voltage. The translated signals prevent the peripheral devices from conducting current in the wordline off mode, even if a wordline-to-digitline short should occur. The control signals may include a column select signal for a column select device and an active pull-up signal for a sense amplifier, among others. Additionally, an equalization circuit having high and low resistance components is provided for the memory device. The equalization circuit limits current, even if a wordline-to-digitline short occurs.Type: GrantFiled: July 19, 2006Date of Patent: February 26, 2008Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Stephen R. Porter, Scot M. Graham, Ethan A. Williford, Kevin G. Duesman
-
Patent number: 7245548Abstract: Techniques for reducing gate induced drain leakage (GIDL) in memory devices utilizing negative wordline architectures. More specifically, a method and apparatus are provided to determine whether any of the word lines in a section of a memory array are active. If any one of the plurality of word lines is active, each of the inactive word lines in the section are coupled to a negative voltage level. If none of the plurality of word lines is active, each of the plurality of word lines is coupled to ground to reduce GIDL.Type: GrantFiled: July 27, 2004Date of Patent: July 17, 2007Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Venkatraghavan Bringivijayaraghavan, Abhay S. Dixit, Scot M. Graham, Stephen R. Porter, Ethan A. Williford
-
Patent number: 7173855Abstract: Method and apparatus are disclosed for regulating an antifuse programming current by lightly doping an electrically connected region so that the resistance of the region responds in a non-linear manner to changes in voltage. In this way a variable resistor or a variably resistive transistor may be created which vary their resistance in response to an applied voltage and which may thereby limit a programming current while not limiting a lesser, reading current to a serially connected antifuse.Type: GrantFiled: August 31, 2004Date of Patent: February 6, 2007Assignee: Micron Technology, Inc.Inventors: Stephen R. Porter, Scott J. Derner
-
Patent number: 7142446Abstract: A method and apparatus is provided for reducing the current in a memory device. Peripheral device control signals are translated to the wordline off voltage level, such as a negative wordline voltage. The translated signals prevent the peripheral devices from conducting current in the wordline off mode, even if a wordline-to-digitline short should occur. The control signals may include a column select signal for a column select device and an active pull-up signal for a sense amplifier, among others. Additionally, an equalization circuit having high and low resistance components is provided for the memory device. The equalization circuit limits current, even if a wordline-to-digitline short occurs.Type: GrantFiled: July 29, 2004Date of Patent: November 28, 2006Assignee: Micron Technology, Inc.Inventors: Scott J. Derner, Stephen R. Porter, Scot M. Graham, Ethan A. Williford, Kevin G. Duesman
-
Patent number: 7091067Abstract: Method and apparatus are disclosed for regulating an antifuse programming current by lightly doping an electrically connected region so that the resistance of the region responds in a non-linear manner to changes in voltage. In this way a variable resistor or a variably resistive transistor may be created which vary their resistance in response to an applied voltage and which may thereby limit a programming current while not limiting a lesser, reading current to a serially connected antifuse.Type: GrantFiled: August 31, 2004Date of Patent: August 15, 2006Assignee: Micron Technology, Inc.Inventors: Stephen R. Porter, Scott J. Derner