Patents by Inventor Tadahiko Sugibayashi
Tadahiko Sugibayashi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7688617Abstract: An operation method of an MRAM of the present invention is an operation method of the MRAM in which a data write operation is carried out in a toggle write.Type: GrantFiled: October 17, 2006Date of Patent: March 30, 2010Assignee: NEC CorporationInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Publication number: 20100046283Abstract: A magnetic random access memory of the present invention includes: a plurality of first wirings and a plurality of second wirings extending in a first direction; a plurality of third wirings and a plurality of fourth wirings extending in a second direction; and a plurality of memory cells provided at intersections of the plurality of first wirings and the plurality of third wirings, respectively. Each of the plurality of memory cells includes: a first transistor and a second transistor connected in series between one of the plurality of first wirings and one of the plurality of second wirings and controlled in response to a signal on one of the plurality of third wirings, a first magnetic resistance element having one end connected to a write wiring through which the first transistor and the second transistor are connected, and the other end grounded; and a second magnetic resistance element having one end connected to the write wiring, and the other end connected to the fourth wiring.Type: ApplicationFiled: June 1, 2007Publication date: February 25, 2010Applicant: NEC CORPORATIONInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Patent number: 7646628Abstract: A toggle magnetic random access memory includes a first memory array, a second memory array and a controller. The first memory array includes a plurality of first memory cells including magnetoresistive elements. The second memory array includes a plurality of second memory cells including magnetoresistive elements and differs from the first memory array in write wirings used for writing. The controller controls the first memory array and the second memory array such that a first state in which a first burst write operation in the first memory array is executed and a second state in which a second burst write operation in the second memory array is executed are alternately executed in a continuous burst write mode. Accordingly, the continuous burst write operation can be executed at the high speed without any drop in the reliability and any increase in the circuit area.Type: GrantFiled: February 8, 2006Date of Patent: January 12, 2010Assignee: NEC CorporationInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Patent number: 7630234Abstract: An MRAM having a first cell array group (2-0)and a second cell array group (2-1) containing a plurality of cell arrays (21) is used. Each of the first cell array group (2-0) and the second cell array group (2-1) includes a first current source unit for supplying a first write current IWBL to a bit line WBL of the cell array (21) and a first current waveform shaping unit having a first capacitor requiring precharge and shaping the waveform of the first write current IWBL. When the cell array (21) performs write into a magnetic memory (24), the first current waveform shaping unit of the first cell array group (2-0) and the first current waveform shaping unit of the second cell array group (2-1) charges and discharges electric charge accumulated in the first capacitor to wiring toward the bit line WBL at different periods from each other.Type: GrantFiled: September 7, 2006Date of Patent: December 8, 2009Assignee: NEC CorporationInventors: Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura
-
Publication number: 20090296454Abstract: A magnetic memory cell 1 is provided with a magnetic recording layer 10 which is a ferromagnetic layer and a pinned layer 30 connected with the magnetic recording layer 10 through a non-magnetic layer 20. The magnetic recording layer 10 has a magnetization inversion region 13, a first magnetization fixed region 11 and a second magnetization fixed region 12. The magnetization inversion region 13 has a magnetization whose orientation is invertible and overlaps the pinned layer 30. The first magnetization fixed region 11 is connected with a first boundary B1 in the magnetization inversion region 13 and a magnetization orientation is fixed on a first direction. The second magnetization fixed region 12 is connected with a second boundary B2 in magnetization inversion region 13 and a magnetization orientation is fixed on a second direction. The first direction and the second direction are opposite to each other.Type: ApplicationFiled: September 25, 2007Publication date: December 3, 2009Inventors: Takeshi Honda, Noboru Sakimura, Tadahiko Sugibayashi, Hideaki Numata, Norikazu Ohshima
-
Publication number: 20090262571Abstract: A magnetic random access memory includes: a first and second wirings, a plurality of third wirings, a plurality of memory cells and a terminating unit. The first and second wirings extend in a Y direction. The plurality of third wirings extends in an X direction. The memory cell is provided correspondingly to an intersection between the first and second wirings and the third wiring. The terminating unit is provided between the plurality of memory cells and connected to the first and second wirings. The memory cell includes transistors and a magnetoresistive element. The transistors are connected in series between the first and second wirings and controlled based on a signal of the third wiring. The magnetoresistive element is connected to a wiring through which the transistors are connected. At a time of a writing operation, when the write current Iw is supplied from one of the first and second wiring to the other through the transistors, the terminating unit grounds the other.Type: ApplicationFiled: June 1, 2007Publication date: October 22, 2009Applicant: NEC CORPORATIONInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Publication number: 20090161423Abstract: An MRAM having a first cell array group (2-0) and a second cell array group (2-1) containing a plurality of cell arrays (21) is used. Each of the first cell array group (2-0) and the second cell array group (2-1) includes a first current source unit for supplying a first write current IWBL to a bit line WBL of the cell array (21) and a first current waveform shaping unit having a first capacitor requiring precharge and shaping the waveform of the first write current IWBL. When the cell array (21) performs write into a magnetic memory (24), the first current waveform shaping unit of the first cell array group (2-0) and the first current waveform shaping unit of the second cell array group (2-1) charges and discharges electric charge accumulated in the first capacitor to wiring toward the bit line WBL at different periods from each other.Type: ApplicationFiled: September 7, 2006Publication date: June 25, 2009Applicant: NEC CORPORATIONInventors: Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura
-
Publication number: 20090141544Abstract: An operation method of an MRAM of the present invention is an operation method of the MRAM in which a data write operation is carried out in a toggle write.Type: ApplicationFiled: October 17, 2006Publication date: June 4, 2009Applicant: NEC CORPORATIONInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Publication number: 20090141540Abstract: MRAM includes a first wiring, a second wiring, and a memory cell. The first wiring extends to a first direction, and the second wiring extends to a second direction. The memory cell includes a free magnetic layer in which a plurality of magnetic layers coupled anti-ferromagnetically through non-magnetic layers are laminated, and is provided at an intersection of the first and second wirings. The magnetization direction of the free magnetic layer is different from the first and second directions. The writing method includes (a) reading a first data stored in the memory cell; (b) comparing a second data to be written to the memory cell and the first data; and (c) changing a direction of a first write current supplied to the first wiring and a direction of the second write current to be supplied to the second wiring, when the first data and second data are different.Type: ApplicationFiled: March 23, 2006Publication date: June 4, 2009Applicant: NEC CORPORATIONInventors: Sadahiko Miura, Tadahiko Sugibayashi, Tetsuhiro Suzuki
-
Publication number: 20090122597Abstract: An MRAM is provided with a memory main body (2) having at least one cell array, and a magnetic field detecting section (4) which detects a magnetic field in the vicinity of the memory main body (2) and outputs the detection signal to the memory main body (2). In the cell array, a memory main body (2), which has a plurality of magnetic memory cells including a multilayer ferri-structure as a free layer, stops a prescribed operation of the memory main body (2), based on the detection signal.Type: ApplicationFiled: September 29, 2006Publication date: May 14, 2009Applicant: NEC CORPORATIONInventors: Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura
-
Publication number: 20090125787Abstract: An operation method of a MRAM of the present invention stores in memory arrays, error correction codes, each of which comprises of symbols, each of which comprises bits, and to which an error correction is possible in units of symbols. In the operation method, the symbols are read by using the reference cells different from each other. Moreover, when a correctable error is detected in a read data of the error correction code from data cells corresponding to an input address, (A) a data in the data cell corresponding to an error bit is corrected, for a first error symbol as an error pattern of one bit, and (B) a data in the reference cell that is used to read a second error symbol is corrected for a second error symbol as en error pattern of the bits.Type: ApplicationFiled: October 17, 2006Publication date: May 14, 2009Inventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Patent number: 7492629Abstract: A semiconductor memory device is provided with a memory array including memory cells arranged in rows and columns; and a sense amplifier circuit. Each of the memory cells includes at least one magnetoresistive element storing data, and an amplifying member used to amplify a signal generated by a current through the at least one magnetoresistive element. The sense amplifier circuit identifies data stored in the at least one magnetoresistive element in response to an output signal of the amplifying member.Type: GrantFiled: December 21, 2006Date of Patent: February 17, 2009Assignee: NEC CorporationInventors: Tadahiko Sugibayashi, Noboru Sakimura, Takeshi Honda
-
Publication number: 20090010044Abstract: A toggle magnetic random access memory includes a first memory array, a second memory array and a controller. The first memory array includes a plurality of first memory cells including magnetoresistive elements. The second memory array includes a plurality of second memory cells including magnetoresistive elements and differs from the first memory array in write wirings used for writing. The controller controls the first memory array and the second memory array such that a first state in which a first burst write operation in the first memory array is executed and a second state in which a second burst write operation in the second memory array is executed are alternately executed in a continuous burst write mode. Accordingly, the continuous burst write operation can be executed at the high speed without any drop in the reliability and any increase in the circuit area.Type: ApplicationFiled: February 8, 2006Publication date: January 8, 2009Inventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Publication number: 20080285360Abstract: A semiconductor memory device of the present invention comprises a memory array and a read circuit that reads data of a selected cell. The memory array includes a plurality of memory cells and a reference cell each having a memory element that stores data based on change in resistance value. The read circuit includes: a voltage comparison unit that compares a value corresponding to a sense current from the selected cell with a value corresponding to a reference current from the reference cell; a first switch; and a second switch. Both of the first and second switches are provided at a subsequent stage of a decoder and at a preceding stage of the voltage comparison unit. The second switch circuit controls input of the value corresponding to the sense current to the voltage comparison unit, while the first switch circuit controls input of the value corresponding to the reference current to the voltage comparison unit.Type: ApplicationFiled: February 1, 2006Publication date: November 20, 2008Applicant: NEC CorporationInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Patent number: 7453719Abstract: An MRAM has a plurality of bit lines, a reference bit line, a plurality of memory cells and reference cells and a read section. The memory cells are provided along the bit lines and the reference cells along the reference bit line. The memory cell and reference cell have a tunneling magnetic resistance and a reference tunneling magnetic resistance, each of which has a spontaneous magnetization whose direction is reversed in accordance with data stored therein. The read section has a first resistance section which contains a ninth terminal connected with a bit line and a tenth terminal connected with the first power supply, a second resistance section which contains an eleventh terminal connected with the reference bit line and a twelfth terminal connected with the first power supply, and a comparing section which compares a sense voltage on the ninth terminal and a reference voltage of the eleventh terminal.Type: GrantFiled: April 13, 2004Date of Patent: November 18, 2008Assignee: NEC CorporationInventors: Noboru Sakimura, Takeshi Honda, Tadahiko Sugibayashi
-
Patent number: 7440314Abstract: A MRAM includes: first wirings, second wirings, memory cells, a second sense amplifier and a first sense amplifier. The first wirings and second wirings are extended in a first and a second direction. The memory cells are placed correspondingly to positions where the first wirings are crossed with the second wirings. The second sense amplifier detects a state of a reference cell on the basis of an output from the reference cell provided by corresponding to a reference wiring. The first sense amplifier (2) detects a state of the memory cell on the basis of an output from the reference cell and an output from the memory cell. The memory cell includes a magnetic tunneling junction element having a laminated free layer. The magnetic tunneling junction element has a magnetization easy axis direction which is different from the first and second directions.Type: GrantFiled: March 2, 2005Date of Patent: October 21, 2008Assignee: NEC CorporationInventors: Noboru Sakimura, Tadahiko Sugibayashi, Takeshi Honda
-
Patent number: 7414881Abstract: A magnetization direction control method for controlling magnetization directions of first to third ferromagnetic layers (11-13) within a synthetic antiferromagnet structure (10A) having the first to the third ferromagnetic layers (11-13) and first and second non-magnetic layers (21, 22) interposed therebetween, without coupling antiferromagnetic material. The magnetization direction control method is composed of steps of (a) applying an external magnetic field HE to the synthetic antiferromagnet structure (10A) so as to direct the magnetizations of the first to third ferromagnetic layers in the same direction, and (b) reducing the external magnetic field to reverse the magnetization of one or some of the first to third ferromagnetic layers (11-13).Type: GrantFiled: March 24, 2005Date of Patent: August 19, 2008Assignee: NEC CorporationInventors: Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura
-
Publication number: 20080094880Abstract: A magneto-resistance element includes a free layer, a fixed layer and a non-magnetic layer interposed between the free layer and the fixed layer. The free layer has a first magnetic layer, a second magnetic layer, a third magnetic layer, a first non-magnetic layer interposed between the first magnetic layer and the second magnetic layer, and a second non-magnetic layer interposed between the second magnetic layer and the third magnetic layer. The first magnetic layer, the second magnetic layer and the third magnetic layer are coupled such that spontaneous magnetizations have a helical structure.Type: ApplicationFiled: August 26, 2005Publication date: April 24, 2008Applicant: NEC CORPORATIONInventors: Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura
-
Publication number: 20080089117Abstract: A memory cell is used which includes a plurality of magneto-resistive elements and a plurality of laminated ferrimagnetic structure substances. The plurality of the magneto-resistive elements are placed corresponding to respective positions where a plurality of first wirings extended in a first direction intersects with a plurality of second wirings extended in a second direction which is substantially perpendicular to the first direction. The plurality of the laminated ferrimagnetic structure substances corresponds to the plurality of the magneto-resistive elements, respectively, is placed to have a distance of a predetermined range from the respective plurality of the magneto-resistive elements, and has a laminated ferrimagnetic structure. The magneto-resistive element includes a free layer having a laminated ferrimagnetic structure, a fixed layer, and a nonmagnetic layer interposed between the free layer and the fixed layer.Type: ApplicationFiled: August 19, 2005Publication date: April 17, 2008Applicant: NEC CorporationInventors: Tadahiko Sugibayashi, Takeshi Honda, Noboru Sakimura, Tetsuhiro Suzuki
-
Patent number: 7301829Abstract: A semiconductor memory device in which information is written into a storage element by flowing current. The semiconductor memory device has a shortened write speed and reduced power consumption by preventing parasitic capacitors from prolonging the time required for a write current to reach a predetermined value. The semiconductor memory device includes storage elements for storing information, a constant current source for writing information into the storage element by flowing current, and a boost circuit for charging parasitic capacitors by a time when an amount of a current flowed by the constant current source reaches an amount of a current required to write information into the storage element, at a predetermined position related to the storage element.Type: GrantFiled: December 26, 2003Date of Patent: November 27, 2007Assignee: NEC CorporationInventors: Takeshi Honda, Noboru Sakimura, Tadahiko Sugibayashi