Patents by Inventor Tatsuya Kato
Tatsuya Kato has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10686045Abstract: A semiconductor memory device according to an embodiment, includes a pair of first electrodes, a semiconductor pillar, an inter-pillar insulating member, a first insulating film, a second electrode, and a second insulating film. The pair of first electrodes are separated from each other, and extend in a first direction. The semiconductor pillar and the inter-pillar insulating member are arranged alternately along the first direction between the pair of first electrodes. The semiconductor pillar and the inter-pillar insulating member extend in a second direction crossing the first direction. The first insulating film is provided at a periphery of the semiconductor pillar. The second electrode is provided between the first insulating film and each electrode of the pair of first electrodes. The second electrode is not provided between the semiconductor pillar and the inter-pillar insulating member. The second insulating film is provided between the second electrode and the first electrode.Type: GrantFiled: August 23, 2017Date of Patent: June 16, 2020Assignee: Toshiba Memory CorporationInventors: Tatsuya Kato, Fumitaka Arai, Katsuyuki Sekine, Toshiyuki Iwamoto, Yuta Watanabe, Wataru Sakamoto
-
Patent number: 10650900Abstract: A semiconductor memory device includes a first NAND string and a second NAND string sharing a channel and being connected in parallel. When reading a value from a first memory cell transistor of the first NAND string, a first potential is applied to a gate of a second memory cell transistor of the first NAND string and a gate of at least one of fourth memory cell transistors opposing the second memory cell transistor, a second potential is applied to a gate of a third memory cell transistor of the second NAND string opposing the first memory cell transistor, and a gate potential of the first memory cell transistor is swept between the second potential and the first potential. The second potential is lower than the first potential.Type: GrantFiled: March 16, 2018Date of Patent: May 12, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Yusuke Shimada, Fumitaka Arai, Tatsuya Kato
-
Patent number: 10650894Abstract: A semiconductor memory device of an embodiment includes a substrate, a first conductive layer provided above the substrate, the first conductive layer being spaced apart from the substrate in a first direction, and the first conductive layer being provided parallel to a substrate plane, a second conductive layer provided adjacent to the first conductive layer in a second direction intersecting the first direction, the second conductive layer being provided parallel to the substrate plane, a third conductive layer provided above the first conductive layer, the third conductive layer being spaced apart from the first conductive layer in the first direction, and the third conductive layer being provided parallel to the substrate plane, a fourth conductive layer provided above the second conductive layer, the fourth conductive layer being spaced apart from the second conductive layer in the first direction, and the fourth conductive layer being provided parallel to the substrate plane, a fifth conductive layer prType: GrantFiled: March 7, 2019Date of Patent: May 12, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tatsuya Kato, Yusuke Shimada, Fumitaka Arai
-
Patent number: 10636803Abstract: A semiconductor memory device includes a semiconductor member extending in a first direction, a first interconnect extending in a second direction crossing the first direction, and a first electrode disposed between the semiconductor member and the first interconnect. A curvature radius of a corner portion facing the semiconductor member in the first electrode is larger than a curvature radius of a corner portion facing the first interconnect in the first electrode.Type: GrantFiled: September 14, 2017Date of Patent: April 28, 2020Assignee: Toshiba Memory CorporationInventors: Tatsuya Kato, Fumitaka Arai, Kohei Sakaike, Satoshi Nagashima
-
Publication number: 20200090752Abstract: A semiconductor memory device of an embodiment includes a substrate, a first conductive layer provided above the substrate, the first conductive layer being spaced apart from the substrate in a first direction, and the first conductive layer being provided parallel to a substrate plane, a second conductive layer provided adjacent to the first conductive layer in a second direction intersecting the first direction, the second conductive layer being provided parallel to the substrate plane, a third conductive layer provided above the first conductive layer, the third conductive layer being spaced apart from the first conductive layer in the first direction, and the third conductive layer being provided parallel to the substrate plane, a fourth conductive layer provided above the second conductive layer, the fourth conductive layer being spaced apart from the second conductive layer in the first direction, and the fourth conductive layer being provided parallel to the substrate plane, a fifth conductive layer prType: ApplicationFiled: March 7, 2019Publication date: March 19, 2020Applicant: Toshiba Memory CorporationInventors: Tatsuya KATO, Yusuke SHIMADA, Fumitaka ARAI
-
Publication number: 20200051991Abstract: A semiconductor device according to an embodiment includes two semiconductor pillars, a connection member connected between the two semiconductor pillars, and a contact connected to the connection member. There is not a conductive member disposed between the two semiconductor pillars.Type: ApplicationFiled: October 16, 2019Publication date: February 13, 2020Applicant: Toshiba Memory CorporationInventors: Mikiko Mori, Ryota Suzuki, Tatsuya Kato, Wataru Sakamoto, Fumie Kikushima
-
Patent number: 10541311Abstract: In a semiconductor memory device, first insulating films are arranged along a first direction and a second direction and extend in a third direction. Interconnect is disposed between the first insulating films in the first direction and extends in the third direction. Electrodes are disposed between the first insulating films in the first direction on a second direction side of the interconnect, and is arranged along the third direction. Second insulating film is disposed between the interconnect and the electrodes. Semiconductor members are arranged along the third direction between the first insulating films in the second direction and extend in the first direction. The electrode is disposed between the interconnect and the semiconductor members. Third insulating film is disposed between the electrodes and the semiconductor member and is thicker than the second insulating film.Type: GrantFiled: September 13, 2016Date of Patent: January 21, 2020Assignee: Toshiba Memory CorporationInventors: Katsuyuki Sekine, Tatsuya Kato, Fumitaka Arai, Toshiyuki Iwamoto, Yuta Watanabe, Atsushi Murakoshi
-
Patent number: 10497709Abstract: A semiconductor device according to an embodiment includes two semiconductor pillars, a connection member connected between the two semiconductor pillars, and a contact connected to the connection member. There is not a conductive member disposed between the two semiconductor pillars.Type: GrantFiled: June 26, 2018Date of Patent: December 3, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Mikiko Mori, Ryota Suzuki, Tatsuya Kato, Wataru Sakamoto, Fumie Kikushima
-
Patent number: 10438959Abstract: A semiconductor memory device includes a first electrode film and a second electrode film spreading along a first direction and a second direction, first insulating plates intermittently disposed along the first direction and each of two columns separated in the second direction from each other, second insulating plates provided between the two columns, intermittently disposed along the first direction and each of n columns, third insulating plates provided between one of the two columns and a column formed of the second insulating plates, intermittently disposed along the first direction, a first insulating member provided between the first insulating plate and the third insulating plate, and a second insulating member provided between the second insulating plate and the third insulating plate. The first electrode film is divided into two parts between the two columns. The second electrode film is divided into {(n+1)×2} parts between the two columns.Type: GrantFiled: June 19, 2018Date of Patent: October 8, 2019Assignee: Toshiba Memory CorporationInventors: Tatsuya Kato, Atsushi Murakoshi, Fumitaka Arai
-
Publication number: 20190294140Abstract: A work condition visualization apparatus includes an input unit that accepts an input of an instruction to specify whether to operate a machine in manual operation work or in accordance with a program, and an output unit that outputs time information on the manual operation work and time information on the program on the basis of an instruction accepted by the input unit.Type: ApplicationFiled: November 16, 2016Publication date: September 26, 2019Applicant: Mitsubishi Electric CorporationInventors: Ken INUKAI, Tatsuya KATO
-
Publication number: 20190186929Abstract: Route search devices, systems, and programs obtain current traffic information indicating traffic conditions at a present time and obtain statistical traffic information, the statistical traffic information being statistical information obtained by collecting statistics of histories of traffic information. The devices, systems, and programs determine a degree of traffic congestion of a road at the present time, identify travel time for a road whose degree of traffic congestion is greater than or equal to a threshold, based on the current traffic information, and identify travel time for a road whose degree of traffic congestion is less than the threshold, based on the statistical traffic information. The devices, systems, and programs then search for a route to a destination, using the identified travel time.Type: ApplicationFiled: September 1, 2017Publication date: June 20, 2019Applicants: AISIN AW CO., LTD., TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Tominori IWATA, Daisuke TANIZAKI, Kenji NAGASE, Toyoji HIYOKAWA, Tatsuya KATO, Motohiro NAKAMURA, Kazunori WATANABE
-
Publication number: 20190181151Abstract: According to one embodiment, a semiconductor memory device includes a substrate, semiconductor pillars, first electrode films, a second electrode film, a first insulating film, a second insulating film, and a contact. The semiconductor pillars are provided on the substrate, extend in a first direction crossing an upper surface of the substrate, and are arranged along second and third directions being parallel to the upper surface and crossing each other. The first electrode films extend in the third direction. The second electrode film is provided between the semiconductor pillars and the first electrode films. The first insulating film is provided between the semiconductor pillars and the second electrode film. The second insulating film is provided between the second electrode film and the first electrode films. The contact is provided at a position on the third direction of the semiconductor pillars and is connected to the first electrode films.Type: ApplicationFiled: February 14, 2019Publication date: June 13, 2019Applicant: Toshiba Memory CorporationInventors: Tatsuya Kato, Wataru Sakamoto, Fumitaka Arai
-
Publication number: 20190181150Abstract: A semiconductor memory device includes two first electrode films, a first column and a second insulating film. The two first electrode films extend in a first direction and are separated from each other in a second direction. The first column is provided between the two first electrode films and has a plurality of first members and a plurality of insulating members. Each of the first members and each of the insulating members are arranged alternately in the first direction. One of the plurality of first members has a semiconductor pillar, a second electrode film and a first insulating film provided between the semiconductor pillar and the second electrode film. The semiconductor pillar, the first insulating film and the second electrode film are arranged in the second direction. The second insulating film is provided between the first column and one of the two first electrode films.Type: ApplicationFiled: February 5, 2019Publication date: June 13, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Wataru SAKAMOTO, Ryota SUZUKI, Tatsuya OKAMOTO, Tatsuya KATO, Fumitaka ARAI
-
Patent number: 10276586Abstract: According to one embodiment, a semiconductor device includes a substrate and a semiconductor layer. The device further includes a first electrode layer that is provided on a side surface of the semiconductor layer with a first insulating film interposed therebetween. The device further includes a charge storage layer provided on a side surface of the first electrode layer with the second insulating film interposed therebetween.Type: GrantFiled: September 1, 2016Date of Patent: April 30, 2019Assignee: Toshiba Memory CorporationInventors: Atsushi Murakoshi, Yasuhito Yoshimizu, Tomofumi Inoue, Tatsuya Kato, Yuta Watanabe, Fumitaka Arai
-
Patent number: 10249635Abstract: According to one embodiment, a semiconductor memory device includes a substrate, semiconductor pillars, first electrode films, a second electrode film, a first insulating film, a second insulating film, and a contact. The semiconductor pillars are provided on the substrate, extend in a first direction crossing an upper surface of the substrate, and are arranged along second and third directions being parallel to the upper surface and crossing each other. The first electrode films extend in the third direction. The second electrode film is provided between the semiconductor pillars and the first electrode films. The first insulating film is provided between the semiconductor pillars and the second electrode film. The second insulating film is provided between the second electrode film and the first electrode films. The contact is provided at a position on the third direction of the semiconductor pillars and is connected to the first electrode films.Type: GrantFiled: November 27, 2017Date of Patent: April 2, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tatsuya Kato, Wataru Sakamoto, Fumitaka Arai
-
Patent number: 10242992Abstract: A semiconductor memory device includes two first electrode films, a first column and a second insulating film. The two first electrode films extend in a first direction and are separated from each other in a second direction. The first column is provided between the two first electrode films and has a plurality of first members and a plurality of insulating members. Each of the first members and each of the insulating members are arranged alternately in the first direction. One of the plurality of first members has a semiconductor pillar, a second electrode film and a first insulating film provided between the semiconductor pillar and the second electrode film. The semiconductor pillar, the first insulating film and the second electrode film are arranged in the second direction. The second insulating film is provided between the first column and one of the two first electrode films.Type: GrantFiled: July 8, 2016Date of Patent: March 26, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Wataru Sakamoto, Ryota Suzuki, Tatsuya Okamoto, Tatsuya Kato, Fumitaka Arai
-
Patent number: 10229924Abstract: A semiconductor memory device according to an embodiment includes first and second semiconductor pillars extending in a first direction and being arranged along a second direction, first and second interconnects extending in a third direction and being provided between the first semiconductor pillar and the second semiconductor pillar, a first electrode provided between the first semiconductor pillar and the first interconnect, a second electrode provided between the second semiconductor pillar and the second interconnect, third and fourth interconnects extending in the second direction, a first contact contacting the first semiconductor pillar and being connected to the third interconnect, and a second contact contacting the second semiconductor pillar and being connected to the fourth interconnect. The third and fourth interconnects each pass through both a region directly above the first semiconductor pillar and a region directly above the second semiconductor pillar.Type: GrantFiled: August 25, 2017Date of Patent: March 12, 2019Assignee: Toshiba Memory CorporationInventors: Wataru Sakamoto, Tatsuya Kato, Yuta Watanabe, Katsuyuki Sekine, Toshiyuki Iwamoto, Fumitaka Arai
-
Publication number: 20190074066Abstract: A semiconductor memory device includes a first NAND string and a second NAND string sharing a channel and being connected in parallel. When reading a value from a first memory cell transistor of the first NAND string, a first potential is applied to a gate of a second memory cell transistor of the first NAND string and a gate of at least one of fourth memory cell transistors opposing the second memory cell transistor, a second potential is applied to a gate of a third memory cell transistor of the second NAND string opposing the first memory cell transistor, and a gate potential of the first memory cell transistor is swept between the second potential and the first potential. The second potential is lower than the first potential.Type: ApplicationFiled: March 16, 2018Publication date: March 7, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Yusuke SHIMADA, Fumitaka ARAI, Tatsuya KATO
-
Patent number: 10202003Abstract: A pneumatic tire comprising: first carcass ply that is comprised of; a tire-inner-face part extending along inner face of the tire to span between the tire bead portions; and turned-up parts extended as turned up from outer faces of the tire bead portions up to inside beyond fringes of a belt layer; and second carcass ply that is substantially omitted at between the tire bead portions and extends as being turned up from outer faces of the tire bead portions up to inside beyond fringes of a belt layer; and cords forming the tire-inner-face part, the turned-up part and the second carcass ply having inclination to radial direction of the tire; and direction of the inclination of the cords being alternated in respect of leftward or rightward, between two adjacent ones of the tire-inner-face part, the turned-up part and the second carcass ply.Type: GrantFiled: February 19, 2016Date of Patent: February 12, 2019Assignee: TOYO TIRE & RUBBER CO., LTD.Inventor: Tatsuya Kato
-
Patent number: D864952Type: GrantFiled: April 27, 2017Date of Patent: October 29, 2019Assignee: Mitsubishi Electric CorporationInventors: Naoya Tsukamoto, Ken Inukai, Tatsuya Kato, Kiyohito Oda