Patents by Inventor Taylor R. Efland
Taylor R. Efland has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6147526Abstract: A DC--DC converter having an input node receiving an input voltage V.sub.IN and generating an output voltage V.sub.OUT. A reference voltage generator provides a voltage V.sub.REF and a hysteresis voltage generator provides a voltage V.sub.HYST. A first comparator generates a signal determined from a difference between V.sub.REF and V.sub.OUT. A second comparator generates a signal determined from a difference between V.sub.OUT and V.sub.HYST. A latch is coupled to receive the outputs of the first and second comparators, and to generate an output. A driver circuit receives the latch output and generates a PWM signal used to switch the output stage. A double pulse suppression circuit masks off the latch inputs for a preselected time during the switching intervals fo the main power transistors to eliminate noise jitter.Type: GrantFiled: December 16, 1998Date of Patent: November 14, 2000Assignee: Texas Instruments IncorporatedInventors: Dale J. Skelton, Steven C. Jones, Taylor R. Efland, Lester L. Hodson
-
Patent number: 6140702Abstract: A plastic packaged integrated circuit (20) having a thick copper plated top surface level interconnection structure. A semiconductor integrated circuit (20) is formed having devices at the surface of a semiconductor substrate (23). First and second metallization layers (27, 31) are formed over the substrate and contacting selected ones of said devices. The first and second levels of metallization may be in contact with one another through vias. A thick top surface level metal interconnect layer (35) is then formed over the second metal layer (31), either physically contacting it or selectively electrically contacting it. The surface level metal (35) is fabricated of a highly conductive copper layer. The thick surface level metal layer (35) substantially lowers the resistance of the interconnect metallization of the device (20) and further eliminates current debiasing and early failure location problems experienced with integrated circuits of the prior art.Type: GrantFiled: May 28, 1997Date of Patent: October 31, 2000Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Dale J. Skelton, Quang X. Mai, Charles E. Williams
-
Patent number: 6140150Abstract: A plastic packaged integrated circuit (20) having a thick copper plated top surface level interconnection structure. A semiconductor integrated circuit (20) is formed having devices at the surface of a semiconductor substrate (23). First and second metallization layers (27, 31) are formed over the substrate and contacting selected ones of said devices. The first and second levels of metallization may be in contact with one another through vias. A thick top surface level metal interconnect layer (35) is then formed over the second metal layer (31), either physically contacting it or selectively electrically contacting it. The surface level metal (35) is fabricated of a highly conductive copper layer. The thick surface level metal layer (35) substantially lowers the resistance of the interconnect metallization of the device (20) and further eliminates current debiasing and early failure location problems experienced with integrated circuits of the prior art.Type: GrantFiled: April 14, 1999Date of Patent: October 31, 2000Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Dale J. Skelton, Quang X. Mai, Charles E. Williams
-
Patent number: 6025275Abstract: A thick plated interconnect (80) may be fabricated by forming a metal layer (20) above a semiconductor layer (12). A dielectric layer (22) may be formed on the metal layer (20). A via (24) may be formed in the dielectric layer (22) to expose the metal layer (20). A copper lead (50) may be formed electrically coupled to the metal layer (20) through the via (24) of the dielectric layer (22). A barrier member (88) may be formed on the copper lead (50). A bondable member (86) comprising aluminum may be formed on the barrier member (88).Type: GrantFiled: December 17, 1997Date of Patent: February 15, 2000Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Quang X. Mai, Charles E. Williams, Stephen A. Keller
-
Patent number: 6020640Abstract: A thick plated interconnect (80) comprising a copper lead (50) and a bonding cap (84) coupled to the copper lead (50). The bonding cap (84) may include a bondable member (86) formed from a bondable layer (62) comprising aluminum. A barrier member (88) may be formed from a barrier layer (60). The barrier member (88) may be disposed between the bondable member (86) and the copper lead (50).Type: GrantFiled: December 17, 1997Date of Patent: February 1, 2000Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Quang X. Mai, Charles E. Williams, Stephen A. Keller
-
Patent number: 5905308Abstract: A bond pad (18, 58) may comprise a base (20, 60) of bondable material. The base (20, 60) may have a periphery (26, 66). A segment of an interconnect (24, 64) may contact an extended section (28, 68) of the periphery (26, 66) to electrically couple the interconnect (24, 64) to the bond pad (18,58). The interconnect (24, 64) may comprise a material less resistive than the bondable material.Type: GrantFiled: November 5, 1997Date of Patent: May 18, 1999Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Charles E. Williams, Buford H. Carter
-
Patent number: 5869882Abstract: A zener diode capable of breakdown at much higher voltages than in the prior art is fabricated by providing a semiconductor substrate of a first conductivity type having an opposite conductivity type first tank disposed therein. The first tank includes relatively lower and relatively higher resistivity portions, the relatively lower doped portion isolating the relatively higher doped portion from the substrate. A first region of first conductivity type is disposed in the higher doped portion and a second region of opposite conductivity type and more highly doped than the first tank is spaced from the first region.Type: GrantFiled: September 30, 1996Date of Patent: February 9, 1999Assignee: Texas Instruments IncorporatedInventors: Wayne T. Chen, Ross E. Teggatz, Taylor R. Efland
-
Patent number: 5859456Abstract: An interconnection structure and method for a multiple transistor integrated circuit power device is disclosed. A power integrated circuit is formed of a plurality of source and drain diffusion regions to be coupled together to form the source and drain of multiple LDMOS transistors. Each diffusion region has a first metal layer stripe formed over it and in electrical contact with it. A second metal layer conductor is formed over a plurality of the first metal layer stripes, and selectively contacts the first metal layer stripes to form source and drain busses. Polysilicon gate busses are provided as well. A thick third metal layer is then formed over each second metal layer bus, either physically contacting it or selectively electrically contacting it. The thick third level metal is fabricated of a highly conductive material, such as copper. The resulting on resistance for the transistors on the integrated circuit is substantially reduced by the use of the thick third metal layer.Type: GrantFiled: September 9, 1996Date of Patent: January 12, 1999Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, David Cotton, Dale J. Skelton
-
Patent number: 5812006Abstract: An optimized power output clamping structure, includes a power output transistor having a first breakdown voltage and a breakdown structure having a second breakdown voltage coupled to the power output transistor. The second breakdown voltage is less than the first breakdown voltage and follows the first breakdown voltage across all temperature and semiconductor process variations. This feature allows a reduction in breakdown voltage guardbanding and increases output structure reliability. A method of protecting a circuit from inductive flyback is also disclosed. The method includes the steps of driving an inductive load with drive circuitry, turning off the inductive load, and clamping an inductive voltage at a voltage magnitude that protects the drive circuitry from breakdown across all temperature and processing variations.Type: GrantFiled: October 29, 1996Date of Patent: September 22, 1998Assignee: Texas Instruments IncorporatedInventors: Ross E. Teggatz, Joseph A. Devore, Kenneth G. Buss, Thomas A. Schmidt, Taylor R. Efland, Stephen C. Kwan
-
Patent number: 5801091Abstract: The device has a semiconductor chip having active circuitry in the face thereof. The circuitry has busing over it containing two conductive layers having a plurality of contacts and vias with spacings between them that alternate with respect to one another to provide current ballasting and improved switching uniformity. The spacings between the alternating contacts and vias provide regions of maximum conductor thickness and therefore reduces the busing resistance. Staggering the rows of alternating contacts and vias provides further current ballasting. A first conducting layer is used to contact and provide electrically isolated low resistive conducting paths to the various semiconductor regions while the second conducting region is used to provide selective contact to the first conductive layer, thus providing a means of busing large currents over active semiconductor area without sacrificing performance parameters.Type: GrantFiled: July 31, 1997Date of Patent: September 1, 1998Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Satwinder Malhi, Michael C. Smayling, Joseph A. Devore, Ross E. Teggatz, Alec J. Morton
-
Patent number: 5744843Abstract: CMOS power device (10) is provided. A tank region (62) is formed in a semiconductor substrate (60). A polysilicon gate layer (34) is disposed above the tank region (62) and defines a plurality of source and drain diffusion openings (38 and 36) having rounded inner corners (40). A plurality of backgate contact regions (42) are segmented and are formed in vacancies in a plurality of source regions (30).Type: GrantFiled: August 28, 1996Date of Patent: April 28, 1998Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Dale J. Skelton
-
Patent number: 5736766Abstract: An LDMOS transistor (10) having a medium breakdown voltage and low Rsp includes a high voltage (n-) Nwell (38); a low voltage (n+) Nwell (42) formed in the high voltage Nwell (38); a drain region (64) formed in the low voltage Nwell (42); a Dwell (44) formed in the Nwell (70), the DWELL (46) including a p region (46) forming the backgate and a source region (48), a channel region (46a) defined between an edge of the source region (48) and an edge of the p region (46); and a gate (58) extending over the channel region (46a). Gate (58) extends onto a field oxide region (54) formed using a minimum photolithographic nitride opening to reduce the length of the drift region thus reducing Rsp. Rsp is also reduced by the addition of low voltage Nwell (42) to the drift region since low voltage Nwell (42) is more heavily doped than high voltage Nwell (38) thus reducing Rdson.Type: GrantFiled: December 12, 1994Date of Patent: April 7, 1998Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Stephen C. Kwan
-
Patent number: 5728594Abstract: An interconnection structure and method for a multiple transistor integrated circuit power device is disclosed. A power integrated circuit is formed of a plurality of source and drain diffusion regions to be coupled together to form the source and drain of multiple LDMOS transistors. Each diffusion region has a first metal layer stripe formed over it and in electrical contact with it. A second metal layer conductor is formed over a plurality of the first metal layer stripes, and selectively contacts the first metal layer stripes to form source and drain busses. Polysilicon gate busses are provided as well. A thick third metal layer is then formed over each second metal layer bus, either physically contacting it or selectively electrically contacting it. The thick third level metal is fabricated of a highly conductive material, such as copper. The resulting on resistance for the transistors on the integrated circuit is substantially reduced by the use of the thick third metal layer.Type: GrantFiled: June 7, 1995Date of Patent: March 17, 1998Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, David Cotton, Dale J. Skelton
-
Patent number: 5665991Abstract: The device has a semiconductor chip having active circuitry in the face thereof. The circuitry has busing over it containing two conductive layers having a plurality of contacts and vias with spacings between them that alternate with respect to one another to provide current ballasting and improved switching uniformity. The spacings between the alternating contacts and vias provide regions of maximum conductor thickness and therefore reduces the busing resistance. Staggering the rows of alternating contacts and vias provides further current ballasting. A first conducting layer is used to contact and provide electrically isolated low resistive conducting paths to the various semiconductor regions while the second conducting region is used to provide selective contact to the first conductive layer, thus providing a means of busing large currents over active semiconductor area without sacrificing performance parameters.Type: GrantFiled: May 31, 1995Date of Patent: September 9, 1997Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Satwinder Malhi, Michael C. Smayling, Joseph A. Devore, Ross E. Teggatz, Alec J. Morton
-
Patent number: 5656517Abstract: A source cell having reduced area and reduced polysilicon window width requirements for use as the source region in a DMOS transistor is disclosed, comprising: a source region of semiconductor material disposed on a semiconductor substrate; a plurality of backgate contact segments of predetermined size and separated by predetermined distances; and a plurality of source contact windows alternating with the backgate contact segments so that a narrow source contact region is formed of alternating source contact and backgate contact material. A DMOS transistor embodying the source region including the backgate contact segments and windowed source contacting regions of the invention is disclosed. An integrated circuit providing an array of DMOS transistors having the improved source regions of the invention is disclosed.Other devices, systems and methods are also disclosed.Type: GrantFiled: June 7, 1995Date of Patent: August 12, 1997Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Roy C. Jones, III, Oh-Kyong Kwon, Michael C. Smayling, Satwinder Malhi, Wai Tung Ng
-
Patent number: 5585657Abstract: A source cell having reduced area and reduced polysilicon window width requirements for use as the source region in a DMOS transistor is disclosed, comprising: a source region of semiconductor material disposed on a semiconductor substrate; a plurality of backgate contact segments of predetermined size and separated by predetermined distances; and a plurality of source contact windows alternating with the backgate contact segments so that a narrow source contact region is formed of alternating source contact and backgate contact material. A DMOS transistor embodying the source region including the backgate contact segments and windowed source contacting regions of the invention is disclosed. An integrated circuit providing an array of DMOS transistors having the improved source regions of the invention is disclosed.Other devices, systems and methods are also disclosed.Type: GrantFiled: December 19, 1994Date of Patent: December 17, 1996Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Roy C. Jones, III, Oh-Kyong Kwon, Michael C. Smayling, Satwinder Malhi, Wai T. Ng
-
Patent number: 5578514Abstract: A transistor (10) has a thin epitaxial layer (14) of a second conductivity type on a semiconductor substrate (12) of a first conductivity type. A drift region (24) of the second conductivity type is formed extending through the thin epitaxial layer (14) to the substrate (12). A thick insulator layer (26) is formed on the drift region (24). An IGFET body (28) of the first conductivity type is formed adjacent the drift region (24). A source region (34) of the second conductivity type is formed within the IGFET body (28) and spaced from the drift region (24) defining a channel region (40) within the IGFET body (28). A conductive gate (32) is insulatively disposed over the IGFET body (28) and extends from the source region (34) to the thick insulator layer (26). A drain region (36) is formed adjacent the drift region (24).Type: GrantFiled: May 12, 1994Date of Patent: November 26, 1996Assignee: Texas Instruments IncorporatedInventors: Oh-Kyong Kwon, Taylor R. Efland, Satwinder Malhi, Wai T. Ng
-
Patent number: 5468984Abstract: An interconnection structure and method for a multiple zener diode ESD protectoin circuit for power semiconductor devices. A plurality of lateral Zener diodes is formed. Each device is formed of a plurality of cathode and anode diffusion regions to be coupled together to form the cathode and anode of one or more Zener diodes. Each diffusion region has a first metal layer stripe formed over it and in electrical contact with it. A second metal layer conductor is formed over a plurality of the first metal layer stripes, and selectively contacts the first metal layer stripes to form a bus. A thick third metal layer is then formed over each second metal layer bus, either physically contacting it or selectively electrically contacting it. The thick third level metal is fabricated of a highly conductive material, such as copper. The resulting Zener diodes are coupled together in an ESD structure using the second level busses and the thick copper third level busses.Type: GrantFiled: November 2, 1994Date of Patent: November 21, 1995Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Dave Cotton, Dale J. Skelton
-
Patent number: 5406110Abstract: A transistor (10) has a thin epitaxial layer (14) of a second conductivity type on a semiconductor substrate (12) of a first conductivity type. A drift region (24) of the second conductivity type is formed extending through the thin epitaxial layer (14) to the substrate (12). A thick insulator layer (26) is formed on the drift region (24). An IGFET body (28) of the first conductivity type is formed adjacent the drift region (24). A source region (34) of the second conductivity type is formed within the IGFET body (28) and spaced from the drift region (24) defining a channel region (40) within the IGFET body (28). A conductive gate (32) is insulatively disposed over the IGFET body (28) and extends from the source region (34) to the thick insulator layer (26). A drain region (36) is formed adjacent the drift region (24).Type: GrantFiled: February 1, 1994Date of Patent: April 11, 1995Assignee: Texas Instruments IncorporatedInventors: Oh-Kyong Kwon, Taylor R. Efland, Satwinder Malhi, Wai T. Ng
-
Patent number: 5346835Abstract: A triple-diffused lateral RESURF transistor (55,57) uses a threshold voltage adjust implant (52, 54) in conjunction with a thinner gate oxide (64) to yield a device which is more compatible with CMOS VLSI manufacturing processes and which delivers better performance characteristics than more conventional double-diffused RESURF transistor devices.Type: GrantFiled: July 21, 1993Date of Patent: September 13, 1994Assignee: Texas Instruments IncorporatedInventors: Satwinder Malhi, Taylor R. Efland, Oh-Kyong Kwon