Patents by Inventor Toru Anezaki
Toru Anezaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080001258Abstract: According to the present invention, provided is a semiconductor device including: a p-type silicon substrate; a shallow n-well formed in the silicon substrate; a shallow p-well formed beside the shallow n-well in the silicon substrate; and a deep n-well which is formed beside the shallow p-well in the silicon substrate, and which is deeper than the shallow p-well. In addition, a deep p-well, which is deeper than the shallow p-well, is formed between the shallow p-well and the deep n-well in the silicon substrate.Type: ApplicationFiled: October 30, 2006Publication date: January 3, 2008Applicant: FUJITSU LIMITEDInventors: Taiji Ema, Masayoshi Asano, Toru Anezaki, Junichi Ariyoshi
-
Publication number: 20070223271Abstract: A semiconductor device includes a first CMOS inverter, a second CMOS inverter, a first transfer transistor and a second transfer transistor wherein the first and second transfer transistors are formed respectively in first and second device regions defined on a semiconductor device by a device isolation region so as to extend in parallel with each other, the first transfer transistor contacting with a first bit line at a first bit contact region on the first device region, the second transfer transistor contacting with a second bit line at a second bit contact region on the second device region, wherein the first bit contact region is formed in the first device region such that a center of said the bit contact region is offset toward the second device region, and wherein the second bit contact region is formed in the second device region such that a center of the second bit contact region is offset toward the first device region.Type: ApplicationFiled: May 25, 2007Publication date: September 27, 2007Applicant: FUJITSU LIMITEDInventors: Toru Anezaki, Tomohiko Tsutsumi, Tatsuji Araya, Hideyuki Kojima, Taiji Ema
-
Patent number: 7269053Abstract: A semiconductor device includes a first CMOS inverter, a second CMOS inverter, a first transfer transistor and a second transfer transistor wherein the first and second transfer transistors are formed respectively in first and second device regions defined on a semiconductor device by a device isolation region so as to extend in parallel with each other, the first transfer transistor contacting with a first bit line at a first bit contact region on the first device region, the second transfer transistor contacting with a second bit line at a second bit contact region on the second device region, wherein the first bit contact region is formed in the first device region such that a center of said the bit contact region is offset toward the second device region, and wherein the second bit contact region is formed in the second device region such that a center of the second bit contact region is offset toward the first device region.Type: GrantFiled: November 16, 2004Date of Patent: September 11, 2007Assignee: Fujitsu LimitedInventors: Toru Anezaki, Tomohiko Tsutsumi, Tatsuji Araya, Hideyuki Kojima, Taiji Ema
-
Patent number: 7238608Abstract: A semiconductor device comprises a first insulating film formed over a semiconductor substrate, a second insulating film formed on the first insulating film, a contact plug made of a conductive material vertically penetrating the first and second insulating films and extending on the second insulating film, and a conductor film in contact with the upper surface of the contact plug and part of the second insulating film. This construction makes it possible to form minute via-holes in a mass-production line without increasing parasitic capacity, increasing the number of manufacturing steps, and generating defects.Type: GrantFiled: July 25, 2003Date of Patent: July 3, 2007Assignee: Fujitsu LimitedInventors: Toru Anezaki, Shinichiroh Ikemasu
-
Publication number: 20070057328Abstract: In a logic area, impurities are doped into the gate electrode and the source/drain diffusion regions of a MIS transistor. Thereafter in a memory cell area, word lines are patterned, source/drain regions are formed, and contact holes are formed. Side wall spacers of the MIS transistor in the logic area are made of silicon oxide. A semiconductor device of logic-memory can be manufactured by a reduced number of manufacture processes while the transistor characteristics are stabilized and the fine patterns in the memory cell are ensured.Type: ApplicationFiled: November 14, 2006Publication date: March 15, 2007Applicant: FUJITSU LIMITEDInventors: Toshio Taniguchi, Taiji Ema, Toru Anezaki
-
Patent number: 7176136Abstract: The semiconductor device fabrication method comprises the step of forming a conducting film 22 by CVD, so as to cover a first surface and a second surface of a silicon substrate 10; the step of removing the conducting film 22 at least in a first region of the first surface of the silicon substrate 10; and the step of forming a gate insulation film 28 in the first region of the first surface of the silicon substrate 10. The semiconductor fabricating device further comprises after the step of forming a conducting film 22 and before the step of forming a gate insulation film 28 the step of removing the conducting film 22 on the second surface of the silicon substrate 10. In the step of forming a gate insulation film 28, the gate insulation film 28 is formed with the silicon substrate 10 exposed over the second surface of the silicon substrate 10.Type: GrantFiled: September 9, 2004Date of Patent: February 13, 2007Assignee: Fujitsu LimitedInventor: Toru Anezaki
-
Patent number: 7157731Abstract: In a logic area, impurities are doped into the gate electrode and the source/drain diffusion regions of a MIS transistor. Thereafter in a memory cell area, word lines are patterned, source/drain regions are formed, and contact holes are formed. Side wall spacers of the MIS transistor in the logic area are made of silicon oxide. A semiconductor device of logic-memory can be manufactured by a reduced number of manufacture processes while the transistor characteristics are stabilized and the fine patterns in the memory cell are ensured.Type: GrantFiled: December 19, 2003Date of Patent: January 2, 2007Assignee: Fujitsu LimitedInventors: Toshio Taniguchi, Taiji Ema, Toru Anezaki
-
Patent number: 7135367Abstract: A silicon oxide film as an insulating film is accumulated so as to cover a whole surface of a silicon substrate including a surface of a resistance element by, for example, a thermal CVD method, just after a resist pattern is removed. This silicon oxide film is processed to form a silicide block on the resistance element, and side wall spacers at both side surfaces of gate electrodes, and so on, of respective transistors, at the same time.Type: GrantFiled: May 31, 2005Date of Patent: November 14, 2006Assignee: Fujitsu LimitedInventors: Tomohiko Tsutsumi, Taiji Ema, Hideyuki Kojima, Toru Anezaki
-
Publication number: 20060220144Abstract: A semiconductor device includes: a semiconductor substrate; and STIs formed in the semiconductor substrate and defining a high voltage transistor area and a low voltage transistor area, the STIs including: a first STI with a first liner including a thermal oxide film and not including a nitride film and surrounding at least a portion of the high voltage transistor area; and a second STI with a second liner of a lamination of a thermal oxide film and a nitride film and surrounding the low voltage transistor area.Type: ApplicationFiled: September 8, 2005Publication date: October 5, 2006Applicant: FUJITSU LIMITEDInventors: Toru Anezaki, Jusuke Ogura, Taiji Ema
-
Publication number: 20060197230Abstract: A semiconductor device comprises a first insulating film formed over a semiconductor substrate, a second insulating film formed on the first insulating film, a contact plug made of a conductive material vertically penetrating the first and second insulating films and extending on the second insulating film, and a conductor film in contact with the upper surface of the contact plug and part of the second insulating film. This construction makes it possible to form minute via-holes in a mass-production line without increasing parasitic capacity, increasing the number of manufacturing steps, and generating defects.Type: ApplicationFiled: July 25, 2003Publication date: September 7, 2006Applicant: FUJITSU LIMITEDInventors: Toru Anezaki, Shinichiroh Ikemasu
-
Publication number: 20060177978Abstract: A silicon oxide film as an insulating film is accumulated so as to cover a whole surface of a silicon substrate including a surface of a resistance element by, for example, a thermal CVD method, just after a resist pattern is removed. This silicon oxide film is processed to form a silicide block on the resistance element, and side wall spacers at both side surfaces of gate electrodes, and so on, of respective transistors, at the same time.Type: ApplicationFiled: May 31, 2005Publication date: August 10, 2006Applicant: FUJITSU LIMITEDInventors: Tomohiko Tsutsumi, Taiji Ema, Hideyuki Kojima, Toru Anezaki
-
Publication number: 20060163678Abstract: A semiconductor device is provided which has insulating film side wall spacers having a barrier function. The semiconductor device comprises: a gate oxide film and a gate electrode formed on and above a semiconductor substrate; source/drain regions formed in the semiconductor substrate; and first laminated side wall spacers having two or more layers and formed on side walls of the gate electrode, the first laminated side wall spacers including a nitride film as a layer other than an outermost layer, the outermost layer being made of an oxide film or an oxynitride film and having a bottom surface contacting the semiconductor substrate, the gate oxide film or a side wall spacer layer other than the nitride film.Type: ApplicationFiled: March 28, 2006Publication date: July 27, 2006Applicant: FUJITSU LIMITEDInventor: Toru Anezaki
-
Publication number: 20060094229Abstract: A method of manufacturing a semiconductor device that comprises the steps of: removing a second insulating film on a contact region of a first conductor; forming a second conductive film on the second insulating film; removing the second conductive film on the contact region of the first conductor to make the second conductive film into a second conductor; forming an interlayer insulating film (a third insulating film) covering the second conductor; forming a first hole in the interlayer insulating film on the contact region; and forming a conductive plug, which is electrically connected with the contact region, in the first hole.Type: ApplicationFiled: January 28, 2005Publication date: May 4, 2006Applicant: FUJITSU LIMITEDInventors: Taiji Ema, Toru Anezaki
-
Publication number: 20060038240Abstract: An n-type embedded layer is formed in an N-LV region of a SRAM cell region after an element isolation insulating film is formed on a p-type Si substrate. Thereafter, a p-well and an n-well are formed. In formation of a channel-doped layer, ion implantation is also performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-LV of a logic circuit region. Ion-implantation is further performed into the N-LV region of the SRAM cell region in parallel with ion implantation into an N-MV of an I/O region.Type: ApplicationFiled: December 27, 2004Publication date: February 23, 2006Applicant: FUJITSU LIMITEDInventors: Tomohiko Tsutsumi, Toru Anezaki, Hideyuki Kojima, Taiji Ema
-
Publication number: 20060017181Abstract: A semiconductor device includes a first CMOS inverter, a second CMOS inverter, a first transfer transistor and a second transfer transistor wherein the first and second transfer transistors are formed respectively in first and second device regions defined on a semiconductor device by a device isolation region so as to extend in parallel with each other, the first transfer transistor contacting with a first bit line at a first bit contact region on the first device region, the second transfer transistor contacting with a second bit line at a second bit contact region on the second device region, wherein the first bit contact region is formed in the first device region such that a center of said the bit contact region is offset toward the second device region, and wherein the second bit contact region is formed in the second device region such that a center of the second bit contact region is offset toward the first device region.Type: ApplicationFiled: November 16, 2004Publication date: January 26, 2006Applicant: FUJITSU LIMITEDInventors: Toru Anezaki, Tomohiko Tsutsumi, Tatsuji Araya, Hideyuki Kojima, Taiji Ema
-
Publication number: 20050280075Abstract: An integrated circuit device comprises a memory cell well formed with a flash memory device, first and second well of opposite conductivity types for formation of high voltage transistors, and third and fourth wells of opposite conductivity types for low voltage transistors, wherein at least one of the fist and second wells and at least one of the third and fourth wells have an impurity distribution profile steeper than the memory cell well.Type: ApplicationFiled: August 24, 2005Publication date: December 22, 2005Applicant: FUJITSU LIMITEDInventors: Taiji Ema, Hideyuki Kojima, Toru Anezaki
-
Publication number: 20050230781Abstract: Multiple kinds of transistors exhibiting desired characteristics are manufactured in fewer processes. A semiconductor device includes an isolation region reaching a first depth, first and second wells of first conductivity type, a first transistor formed in the first well and having a gate insulating film of a first thickness, and a second transistor formed in the second well and having a gate insulating film of a second thickness less than the first thickness. The first well has a first impurity concentration distribution having an extremum maximum value only at the depth equal to or greater than the first depth. The second well has a second impurity concentration distribution which is superposition of the first impurity concentration distribution, and another impurity concentration distribution which shows an extremum maximum value at a second depth less than the first depth, the superposition shows also an extremum maximum value at the second depth.Type: ApplicationFiled: June 29, 2005Publication date: October 20, 2005Applicant: FUJITSU LIMITEDInventors: Taiji Ema, Hideyuki Kojima, Toru Anezaki
-
Publication number: 20050227440Abstract: A semiconductor device manufacturing method includes, forming isolation region having an aspect ratio of 1 or more in a semiconductor substrate, forming a gate insulating film, forming a silicon gate electrode and a silicon resistive element, forming side wall spacers on the gate electrode, heavily doping a first active region with phosphorus and a second active region and the resistive element with p-type impurities by ion implantation, forming salicide block at 500° C. or lower, depositing a metal layer covering the salicide block, and selectively forming metal silicide layers. The method may further includes, forming a thick and a thin gate insulating films, and performing implantation of ions of a first conductivity type not penetrating the thick gate insulating film and oblique implantation of ions of the opposite conductivity type penetrating also the thick gate insulating film before the formation of side wall spacers.Type: ApplicationFiled: June 16, 2005Publication date: October 13, 2005Applicant: FUJITSU LIMITEDInventors: Taiji Ema, Hedeyuki Kojima, Toru Anezaki
-
Publication number: 20050199941Abstract: The semiconductor device fabrication method comprises the step of forming a conducting film 22 by CVD, so as to cover a first surface and a second surface of a silicon substrate 10; the step of removing the conducting film 22 at least in a first region of the first surface of the silicon substrate 10; and the step of forming a gate insulation film 28 in the first region of the first surface of the silicon substrate 10. The semiconductor fabricating device further comprises after the step of forming a conducting film 22 and before the step of forming a gate insulation film 28 the step of removing the conducting film 22 on the second surface of the silicon substrate 10. In the step of forming a gate insulation film 28, the gate insulation film 28 is formed with the silicon substrate 10 exposed over the second surface of the silicon substrate 10.Type: ApplicationFiled: September 9, 2004Publication date: September 15, 2005Applicant: FUJITSU LIMITEDInventor: Toru Anezaki
-
Publication number: 20050110071Abstract: The semiconductor group comprises a first semiconductor device including a first design macro and a nonvolatile memory, and a second semiconductor device including a second design macro having identity with the first design macro and including no nonvolatile memory. The first design macro includes a first active region and a first device isolation region formed on a first semiconductor substrate. The second design macro includes a second active region and a second device isolation region formed on a second semiconductor substrate. A curvature radius of an upper end of the first active region in a cross section is larger than a curvature radius of an upper end of the second active region in a cross section. A difference in height between a surface of the first active region and a surface of the first device isolation region is larger than a difference in height between a surface of the second active region and a surface of the device isolation region.Type: ApplicationFiled: October 21, 2004Publication date: May 26, 2005Inventors: Taiji Ema, Hideyuki Kojima, Toru Anezaki, Shinichi Nakagawa