Patents by Inventor Wen-Yi Lin
Wen-Yi Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240345337Abstract: An optical device is provided. The optical device includes a first photonic component and a second photonic component. The first photonic component is configured to communicate with the second photonic component through a first optical path or an electrical path depending on a distance between the first photonic component and the second photonic component.Type: ApplicationFiled: April 14, 2023Publication date: October 17, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Tai-Hsiang LIU, Hung-Yi LIN, Wen Chieh YANG
-
Patent number: 12119276Abstract: A package structure is provided. The package structure includes a substrate and a chip-containing structure over the substrate. The package structure also includes a protective lid attached to the substrate through a first adhesive element and a second adhesive element. The first adhesive element has a first electrical resistivity, and the second adhesive element has a second electrical resistivity. The second electrical resistivity is greater than the first electrical resistivity. The second adhesive element is closer to a corner edge of the substrate than the first adhesive element, and a portion of the second adhesive element is between the first adhesive element and the chip-containing structure.Type: GrantFiled: July 27, 2023Date of Patent: October 15, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Yi Lin, Kuang-Chun Lee, Chien-Chen Li, Chen-Shien Chen
-
Publication number: 20240328078Abstract: An artificial leather and a method for manufacturing the artificial leather are provided. The artificial leather includes a fabric layer, a thermoplastic polyolefin layer, a modified thermoplastic polyolefin layer, and a polyurethane surface layer. The thermoplastic polyolefin layer is disposed on the fabric layer. The modified thermoplastic polyolefin layer is disposed on the thermoplastic polyolefin layer. The polyurethane surface layer is attached to the modified thermoplastic polyolefin layer through an adhesive.Type: ApplicationFiled: March 20, 2024Publication date: October 3, 2024Inventors: CHIH-YI LIN, Kuo-Kuang Cheng, Chien-Chia Huang, Chi-Chin Chiang, Wen-Hsin Tai, Chieh Lee, Yu-Lun Chen, Yu Hung Liu
-
Publication number: 20240332212Abstract: A package structure includes a package substrate, a semiconductor die module on the package substrate, a ring structure on the package substrate adjacent to the semiconductor die module, and a hybrid adhesive having a first modulus and a second modulus less than the first modulus and attaching the ring structure to the package substrate.Type: ApplicationFiled: March 28, 2023Publication date: October 3, 2024Inventors: Wen-Yi Lin, Yi-Che Chiang, Chien-Chen Li, Chien-Li Kuo, Kuo-Chio Liu
-
Publication number: 20240324474Abstract: A resistive memory device includes a bottom electrode, a top electrode and a resistance changing element. The top electrode is disposed above and spaced apart from the bottom electrode, and has a downward protrusion aligned with the bottom electrode. The resistance changing element covers side and bottom surfaces of the downward protrusion.Type: ApplicationFiled: June 6, 2024Publication date: September 26, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Der CHIH, Wen-Zhang LIN, Yun-Sheng CHEN, Jonathan Tsung-Yung CHANG, Chrong-Jung LIN, Ya-Chin KING, Cheng-Jun LIN, Wang-Yi LEE
-
Patent number: 12101175Abstract: A wireless communication method for optimizing uplink transmission from a communication partner to a wireless communication device includes the following steps: after receiving an uplink performance estimation, determining uplink adjustment information including resource unit allocation and a target received signal strength indicator according to the uplink performance estimation; generating a target channel quality indicator (CQI) according to previous uplink sounding information and the uplink adjustment information, wherein the previous uplink sounding information indicates the characteristics of the uplink transmission; determining uplink transmission setting including a modulation and coding scheme and dual carrier modulation according to the target CQI and the type of an error correction technique and transmitting a control signal to a communication partner according to the uplink transmission setting; and updating the uplink performance estimation according to a reception signal from the communicationType: GrantFiled: March 11, 2022Date of Patent: September 24, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Wen-Yung Lee, Shau-Yu Cheng, Jhe-Yi Lin, Chun-Kai Tseng, Wei-Hsuan Chang
-
Publication number: 20240302410Abstract: A probe head structure is provided. The probe head structure includes a flexible substrate having a top surface and a bottom surface. The probe head structure includes a first probe pillar passing through the flexible substrate. The probe head structure includes a redistribution structure on the top surface of the flexible substrate and the first probe pillar. The probe head structure includes a wiring substrate over the redistribution structure. The probe head structure includes a first conductive bump connected between the wiring substrate and the redistribution structure.Type: ApplicationFiled: May 21, 2024Publication date: September 12, 2024Inventors: Wen-Yi LIN, Hao CHEN, Chuan-Hsiang SUN, Mill-Jer WANG, Chien-Chen LI, Chen-Shien CHEN
-
Publication number: 20240290683Abstract: An embodiment semiconductor package structure may include a package substrate, a semiconductor die coupled to the package substrate, and a package lid attached to the package substrate and covering the semiconductor die. The package lid may include a top portion having a spatially varying thermal conductivity that is greater in a first region than in a second region. The first region may include a multi-layer structure including a metal/diamond composite material supported by a copper layer. The metal/diamond composite material may include a silver/diamond, copper/diamond, or aluminum/diamond material and may have a thermal conductivity that is within a range from 600 W/m·K to 900 W/m·K and a coefficient of thermal expansion that is in a second range from 5 ppm/° C. to 10 ppm/° C. The package lid may have an effective coefficient of thermal expansion that is in a range from 14.5 ppm/° C. to 17 ppm/° C.Type: ApplicationFiled: February 27, 2023Publication date: August 29, 2024Inventors: Wen-Yi LIN, Kuang-Chun LEE, Chien-Chen LI, Chien-Li KUO, Kuo-Chio LIU
-
Publication number: 20240272318Abstract: A neutron measuring method is provided. The method includes utilizing the thermoluminescent crystal in the thermoluminescent dosimeter to convert the ionizing radiation emitted by an activated metallic body into scintillation light. The method further includes using a photodetector to measure the intensity of the scintillation light. The method further includes calculating the activity of the metallic body based on the intensity of the scintillation light and the second conversion factor. The method further includes using the second conversion formula to calculate the neutron intensity at the location of the metallic body based on the calculated activity of the metallic body.Type: ApplicationFiled: June 13, 2023Publication date: August 15, 2024Applicant: Heron Neutron Medical Corp.Inventors: Wen-Chyi Tsai, Tzung-Yi Lin
-
Publication number: 20240260183Abstract: The present disclosure is relates to a conductive film and a manufacturing method thereof. The conductive film includes a base layer, a TPU complex layer, a conductive layer and a TPU surface layer. The TPU complex layer includes a TPU heat-resistant layer and a TPU melting layer. The TPU heat-resistant layer is disposed on the TPU melting layer, and the TPU melting layer is disposed on the base layer. The conductive layer includes a conductive circuit disposed on the TPU heat-resistant layer. The TPU surface layer is disposed on the conductive layer. Utilizing the TPU complex layer, the conductive layer does not contact directly with the base layer to avoid breaking the conductive line of the conductive layer when the base layer is pulled. Therefore, the lifetime of the conductive film can be increased.Type: ApplicationFiled: April 11, 2024Publication date: August 1, 2024Inventors: Chih-Yi Lin, Kuo-Kuang Cheng, Chi-Chin Chiang, Wen-Hsin Tai, I-Ju Wu, Chi-Ho Tien
-
Patent number: 12041860Abstract: A resistive memory device includes a bottom electrode, a top electrode and a resistance changing element. The top electrode is disposed above and spaced apart from the bottom electrode, and has a downward protrusion aligned with the bottom electrode. The resistance changing element covers side and bottom surfaces of the downward protrusion.Type: GrantFiled: January 21, 2022Date of Patent: July 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Der Chih, Wen-Zhang Lin, Yun-Sheng Chen, Jonathan Tsung-Yung Chang, Chrong-Jung Lin, Ya-Chin King, Cheng-Jun Lin, Wang-Yi Lee
-
Publication number: 20240230323Abstract: A method of inspecting flatness of substrate is provided and includes providing a substrate. N first inspecting points are selected from the surface of the substrate along a first straight line, where the coordinate of the i-th first inspecting point is (Xi,Yi,Zi). By using a formula “ D = ? i = 1 N - 1 ? ( X i + 1 - X i ) 2 + ( Y i + 1 - Y i ) 2 + ( Z i + 1 - Z i ) 2 ” , a first measurement length D is calculated. By using a formula “F=(D?S)/S”, a first flatness index F is calculated. S is the horizontal distance between 1st first inspecting point and N-th first inspecting point. When the first flatness index F is larger than a first threshold, the substrate is determined to be unqualified.Type: ApplicationFiled: March 25, 2024Publication date: July 11, 2024Inventors: Chin-Wang HSU, Wen-Yi LIN
-
Patent number: 12024780Abstract: A method of preparing a metal mask substrate includes providing a metal substrate. Next, a gloss is measured and obtained from the surface of the metal substrate. Next, the gloss is determined whether to be within a predetermined range. When the gloss is determined within the predetermined range, a photolithography process is performed to the metal substrate, where the predetermined range is between 90 GU and 400 GU.Type: GrantFiled: November 11, 2021Date of Patent: July 2, 2024Assignee: DARWIN PRECISIONS CORPORATIONInventors: Chi-Wei Lin, Wen-Yi Lin
-
Patent number: 12019097Abstract: A probe head structure is provided. The probe head structure includes a flexible substrate having a top surface and a bottom surface. The probe head structure includes a first probe pillar passing through the flexible substrate. The first probe pillar has a first protruding portion protruding from the bottom surface. The probe head structure includes a redistribution structure on the top surface of the flexible substrate and the first probe pillar. The redistribution structure is in direct contact with the flexible substrate and the first probe pillar. The redistribution structure includes a dielectric structure and a wiring structure in the dielectric structure. The wiring structure is electrically connected to the first probe pillar. The probe head structure includes a wiring substrate over the redistribution structure. The probe head structure includes a first conductive bump connected between the wiring substrate and the redistribution structure.Type: GrantFiled: August 30, 2021Date of Patent: June 25, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wen-Yi Lin, Hao Chen, Chuan-Hsiang Sun, Mill-Jer Wang, Chien-Chen Li, Chen-Shien Chen
-
Patent number: 12000693Abstract: A method of inspecting flatness of substrate is provided and includes providing a substrate. N first inspecting points are selected from the surface of the substrate along a first straight line, where the coordinate of the i-th first inspecting point is (Xi,Yi,Zi). By using a formula “D=?i=1N?1?{square root over ((Xi+1?Xi)2+(Yi+1?Yi)2+(Zi+1?Zi)2)}”, a first measurement length D is calculated. By using a formula “F=(D?S)/S”, a first flatness index F is calculated. S is the horizontal distance between 1st first inspecting point and N-th first inspecting point. When the first flatness index F is larger than a first threshold, the substrate is determined to be unqualified.Type: GrantFiled: March 8, 2022Date of Patent: June 4, 2024Assignee: DARWIN PRECISIONS CORPORATIONInventors: Chin-Wang Hsu, Wen-Yi Lin
-
Patent number: 11980043Abstract: A metal mask and an inspecting method thereof are provided for improving quality standard detection. The metal mask has a first and a second long side and plural pattern regions. The method includes the followings steps Based on the pattern regions adjacent to the first and second long sides, a first and a second reference straight line adjacent to the first and second long sides respectively are defined. Then, a first maximum offset length between the pattern regions and the first reference straight line is measured. A second maximum offset length between the pattern regions and the second reference straight line is measured. When a difference between the first and second maximum offset lengths is less than or equal to 20 ?m, the metal mask is determined to meet an inspecting standard.Type: GrantFiled: November 11, 2021Date of Patent: May 7, 2024Assignee: DARWIN PRECISIONS CORPORATIONInventors: Yun-Pei Yang, Mei-Lun Li, Wen-Yi Lin
-
Publication number: 20240096731Abstract: A semiconductor package is provided, which includes a first chip disposed over a first package substrate, a molding compound surrounding the first chip, a first thermal interface material disposed over the first chip and the molding compound, a heat spreader disposed over the thermal interface material, and a second thermal interface material disposed over the heat spreader. The first thermal interface material and the second thermal interface material have an identical width.Type: ApplicationFiled: November 29, 2023Publication date: March 21, 2024Inventors: Chin-Hua WANG, Po-Yao LIN, Feng-Cheng HSU, Shin-Puu JENG, Wen-Yi LIN, Shu-Shen YEH
-
Publication number: 20240071950Abstract: Integrated circuit packages and methods of forming the same are discussed. In an embodiment, a device includes: a package substrate; a semiconductor device attached to the package substrate; an underfill between the semiconductor device and the package substrate; and a package stiffener attached to the package substrate, the package stiffener includes: a main body extending around the semiconductor device and the underfill in a top-down view, the main body having a first coefficient of thermal expansion; and pillars in the main body, each of the pillars extending from a top surface of the main body to a bottom surface of the main body, each of the pillars physically contacting the main body, the pillars having a second coefficient of thermal expansion, the second coefficient of thermal expansion being less than the first coefficient of thermal expansion.Type: ApplicationFiled: August 29, 2022Publication date: February 29, 2024Inventors: Wen-Yi Lin, Kuang-Chun Lee, Chien-Chen Li, Chien-Li Kuo, Kuo-Chio Liu
-
Publication number: 20240071854Abstract: Some implementations described herein a provide a multi-die package and methods of formation. The multi-die package includes a dynamic random access memory integrated circuit die over a system-on-chip integrated circuit die, and a heat transfer component between the system-on-chip integrated circuit die and the dynamic random access memory integrated circuit die. The heat transfer component, which may correspond to a dome-shaped structure, may be on a surface of the system-on-chip integrated circuit die and enveloped by an underfill material between the system-on-chip integrated circuit die and the dynamic random access memory integrated circuit die. The heat transfer component, in combination with the underfill material, may be a portion of a thermal circuit having one or more thermal conductivity properties to quickly spread and transfer heat within the multi-die package so that a temperature of the system-on-chip integrated circuit die satisfies a threshold.Type: ApplicationFiled: August 31, 2022Publication date: February 29, 2024Inventors: Wen-Yi LIN, Kuang-Chun LEE, Chien-Chen LI, Chien-Li KUO, Kuo-Chio LIU
-
Publication number: 20240047408Abstract: An embodiment semiconductor device may include an electrical interconnect layer, a bonding pad electrically coupled to the electrical interconnect layer, a stacked film structure including a first film partially covering a surface of the bonding pad and a second film partially covering the first film, a first aperture formed in the first film over a portion of the surface of the bonding pad, a second aperture formed in the second film such that the second aperture is larger than the first aperture and is formed over the first aperture such that the first aperture is located entirely below an area of the second aperture, and a solder material portion formed in contact with the bonding pad. The solder material portion may include a first width that is less than a size of the second aperture such that the solder material portion does not contact the second film.Type: ApplicationFiled: August 8, 2022Publication date: February 8, 2024Inventors: Amram Eitan, Wen-Yi Lin, Teng-Yuan Lo