Patents by Inventor Yasuhiko Honda
Yasuhiko Honda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110222346Abstract: A NAND-type flash memory has a bit line; a source line; and a NAND string that is configured by connecting a plurality of memory cells, into which data can be electrically rewritable, in series. The NAND-type flash memory has a drain-side selection gate transistor that has a gate to which a drain-side selection gate line is connected and that is connected between one end of the NAND string and the bit line; and a source-side selection gate transistor that has a gate to which a source-side selection gate line is connected and that is connected between the other end of the NAND string and the source line. The NAND-type flash memory has a row decoder that selects the memory cell by controlling voltages applied to control gates of the memory cells and that controls voltages applied to the drain-side selection gate line and the source-side selection gate line; and a bit line control circuit that controls a voltage of the bit line.Type: ApplicationFiled: September 14, 2010Publication date: September 15, 2011Applicant: Kabushiki Kaisha ToshibaInventor: Yasuhiko HONDA
-
Publication number: 20110205811Abstract: A semiconductor device comprises a board, a first semiconductor storage device placed on the board, and a second semiconductor storage device placed on the board. Each of the first and second semiconductor storage devices has a first pad for inputting a chip enable signal, a second pad for inputting a write enable signal, a third pad for inputting an output enable signal, a fourth pad for inputting an address signal, and a fifth pad for inputting data. The first semiconductor storage device has a sixth pad which is electrically connected to the first pad of the second semiconductor device, and the second semiconductor storage device has a seventh pad which is electrically connected to the first pad of the first semiconductor device.Type: ApplicationFiled: May 6, 2011Publication date: August 25, 2011Inventor: Yasuhiko HONDA
-
Publication number: 20110157996Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a memory cell transistor, a word line, a row decoder, a sense amplifier which determines the data in the memory cell transistor via the bit line, a first bit line clamp transistor connected in series between the bit line and the sense amplifier, a second bit line clamp transistor connected in parallel to the first bit line clamp transistor and having a current driving capability higher than that of the first bit line clamp transistor, and a bit line control circuit which turns on the first bit line clamp transistor and the second bit line clamp transistor using a common gate voltage during a predetermined period from a start of charge of the bit line, and turns off only the second bit line clamp transistor when the predetermined period has elapsed.Type: ApplicationFiled: September 17, 2010Publication date: June 30, 2011Inventor: Yasuhiko HONDA
-
Patent number: 7957202Abstract: A semiconductor device comprises a board, a first semiconductor storage device placed on the board, and a second semiconductor storage device placed on the board. Each of the first and second semiconductor storage devices has a first pad for inputting a chip enable signal, a second pad for inputting a write enable signal, a third pad for inputting an output enable signal, a fourth pad for inputting an address signal, and a fifth pad for inputting data. The first semiconductor storage device has a sixth pad which is electrically connected to the first pad of the second semiconductor device, and the second semiconductor storage device has a seventh pad which is electrically connected to the first pad of the first semiconductor device.Type: GrantFiled: November 24, 2010Date of Patent: June 7, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Yasuhiko Honda
-
Publication number: 20110128788Abstract: A NAND flash memory having a memory cell array formed of a plurality of blocks including memory cell transistors arranged in a matrix form. The NAND flash memory has a first bit line; a first sense amplifier connected to the first bit line, the first sense amplifier sensing or controlling a potential on the first bit line; a second bit line; and a second sense amplifier connected to the second bit line to sense or control a potential on the second bit line. The NAND flash memory has a first drain side selection gate line; a second drain side selection gate line; a third drain side selection gate line; a fourth drain side selection gate line; a first source side selection gate line; and a second source side selection gate line. The NAND flash memory has a first block; a second block; and a decoder which turns on one of the first and third drain side selection MOS transistors and turns off the other, and which turns on one of the third and fourth drain side selection MOS transistors and turns off the other.Type: ApplicationFiled: September 20, 2010Publication date: June 2, 2011Applicant: Kabushiki Kaisha ToshibaInventor: Yasuhiko HONDA
-
Patent number: 7924620Abstract: A nonvolatile semiconductor memory includes a transistor, a first MOS, a second MOS, a first voltage circuit, and a second voltage circuit. The transistor includes a accumulation layer, a control gate, and a first impurity diffused layer. The first MOS includes a first electrode and a second layer. The second MOS includes a second electrode and a third layer, after the channels being formed, the first MOS and the second MOS being cut off. The first voltage circuit applies a first voltage to an active region to generate a forward bias. The second voltage circuit applies a second voltage, and a third voltage to the control gate of the transistor, after the first voltage circuit charges the first to third impurity diffused layer to the first voltage, the second voltage circuit applying the second voltage and the third voltage to the control gate of the transistor.Type: GrantFiled: August 18, 2009Date of Patent: April 12, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Yasuhiko Honda
-
Publication number: 20110066794Abstract: A semiconductor device comprises a board, a first semiconductor storage device placed on the board, and a second semiconductor storage device placed on the board. Each of the first and second semiconductor storage devices has a first pad for inputting a chip enable signal, a second pad for inputting a write enable signal, a third pad for inputting an output enable signal, a fourth pad for inputting an address signal, and a fifth pad for inputting data. The first semiconductor storage device has a sixth pad which is electrically connected to the first pad of the second semiconductor device, and the second semiconductor storage device has a seventh pad which is electrically connected to the first pad of the first semiconductor device.Type: ApplicationFiled: November 24, 2010Publication date: March 17, 2011Inventor: Yasuhiko Honda
-
Publication number: 20110055465Abstract: A nonvolatile semiconductor storage device capable of storing a plurality of bits of data in one memory cell by assigning multivalued data having a higher-order bit selected from one of a pair of data in a first unit and a lower-order bit selected from the other of the pair of data to each threshold voltage of the memory cell, wherein in a first write operation that processes data in the first unit, the logic of one of the higher-order bit and the lower-order bit is fixed, and two pieces of multivalued data that maximize the difference between the threshold voltages are assigned, thereby storing one bit of input data in the one memory cell in a pseudo binary state, and in a second write operation that processes data in a second unit larger than the first unit, a plurality of bits of input data is stored in the one memory cell in a multivalued state, and parity data for error correction in the second unit is stored in the memory cell.Type: ApplicationFiled: November 3, 2010Publication date: March 3, 2011Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yasuhiko HONDA, Takahiro SUZUKI, Masao IWAMOTO, Kiyochika KINJO
-
Patent number: 7864614Abstract: A semiconductor memory device includes a memory cell array which includes a plurality of memory cells which are arrayed in a matrix at intersections between a plurality of word lines and a plurality of bit lines and a power supply circuit which includes a first band gap reference circuit which outputs a first output voltage, and a second band gap reference circuit which outputs a second output voltage having lower temperature characteristics than the first output voltage on a low temperature side, and generates a power supply voltage on the basis of the second output voltage at a time of a data write operation of the memory cells.Type: GrantFiled: December 18, 2008Date of Patent: January 4, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuro Midorikawa, Yasuhiko Honda, Gyosho Chin
-
Patent number: 7859915Abstract: A semiconductor device comprises a board, a first semiconductor storage device placed on the board, and a second semiconductor storage device placed on the board. Each of the first and second semiconductor storage devices has a first pad for inputting a chip enable signal, a second pad for inputting a write enable signal, a third pad for inputting an output enable signal, a fourth pad for inputting an address signal, and a fifth pad for inputting data. The first semiconductor storage device has a sixth pad which is electrically connected to the first pad of the second semiconductor device, and the second semiconductor storage device has a seventh pad which is electrically connected to the first pad of the first semiconductor device.Type: GrantFiled: June 28, 2007Date of Patent: December 28, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Yasuhiko Honda
-
Patent number: 7843728Abstract: A nonvolatile semiconductor storage device capable of storing a plurality of bits of data in one memory cell by assigning multivalued data having a higher-order bit selected from one of a pair of data in a first unit and a lower-order bit selected from the other of the pair of data to each threshold voltage of the memory cell, wherein in a first write operation that processes data in the first unit, the logic of one of the higher-order bit and the lower-order bit is fixed, and two pieces of multivalued data that maximize the difference between the threshold voltages are assigned, thereby storing one bit of input data in the one memory cell in a pseudo binary state, and in a second write operation that processes data in a second unit larger than the first unit, a plurality of bits of input data is stored in the one memory cell in a multivalued state, and parity data for error correction in the second unit is stored in the memory cell.Type: GrantFiled: November 17, 2008Date of Patent: November 30, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiko Honda, Takahiro Suzuki, Masao Iwamoto, Kiyochika Kinjo
-
Patent number: 7813182Abstract: A semiconductor memory has a first-stage amplifier circuit, wherein data stored in a memory cells is read based on a potential between an amplifier input MOS transistor and an amplifier reference MOS transistor, the potential being outputted from the first-stage amplifier circuit.Type: GrantFiled: November 17, 2008Date of Patent: October 12, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiko Kamata, Takayuki Harima, Yasuhiko Honda
-
Publication number: 20100214842Abstract: A nonvolatile semiconductor memory includes a transistor, a first MOS, a second MOS, a first voltage circuit, and a second voltage circuit. The transistor includes a accumulation layer, a control gate, and a first impurity diffused layer. The first MOS includes a first electrode and a second layer. The second MOS includes a second electrode and a third layer, after the channels being formed, the first MOS and the second MOS being cut off. The first voltage circuit applies a first voltage to an active region to generate a forward bias. The second voltage circuit applies a second voltage, and a third voltage to the control gate of the transistor, after the first voltage circuit charges the first to third impurity diffused layer to the first voltage, the second voltage circuit applying the second voltage and the third voltage to the control gate of the transistor.Type: ApplicationFiled: August 18, 2009Publication date: August 26, 2010Inventor: Yasuhiko HONDA
-
Publication number: 20100214836Abstract: A semiconductor storage apparatus has a control circuit. The control circuit deactivates the first and second amplifier circuits, turns off the first, second, fourth and fifth switch circuits, and turns on the third and sixth switch circuits in response to an external signal based on reduction of current dissipation of a power supply which supplies the power supply voltage.Type: ApplicationFiled: February 23, 2010Publication date: August 26, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Yasuhiko Honda
-
Publication number: 20100214837Abstract: A nonvolatile semiconductor memory includes a memory cell array, bit lines, a first voltage generator, and a second voltage generator. The memory cell array includes memory cells. The bit lines each of which is connected electrically to one end of the current path of the corresponding one of the memory cells. The first voltage generator which is capable of supplying via a first output terminal to the bit lines a first voltage externally supplied or a third voltage which is obtained by stepping down a second voltage supplied and higher than the first voltage and which is as high as the first voltage. The second voltage generator which is capable of supplying a fourth voltage obtained by stepping down the second voltage to the bit lines via a second output terminal when the first voltage generator steps down the second voltage to generate the third voltage.Type: ApplicationFiled: September 2, 2009Publication date: August 26, 2010Inventors: Mario SAKO, Jun Fujimoto, Noriyasu Kumazaki, Yasuhiko Honda, Yoshihiko Kamata
-
Patent number: 7750727Abstract: A voltage generating circuit for outputting a voltage from an output terminal, has a first voltage dividing circuit which is connected between the output terminal and ground; a switch circuit connected between the output terminal and the first voltage dividing circuit; a first voltage detecting circuit which outputs a first pumping signal corresponding to a comparison result; a second voltage dividing circuit which is connected between the output terminal and the ground; a second voltage detecting circuit which outputs a second pumping signal corresponding to a comparison result; a pump circuit that outputs a voltage boosted from a power supply voltage; and a boost circuit which has a capacitive element having one end connected to the voltage dividing resistor of the first voltage dividing circuit.Type: GrantFiled: October 29, 2008Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Masaaki Kuwagata, Yasuhiko Honda, Yoshihiko Kamata
-
Patent number: 7751252Abstract: A semiconductor memory capable of storing and reading data in a memory cell for holding the data corresponding to a threshold voltage has a reference current generating circuit having a reference current generating section and an amplifier section.Type: GrantFiled: November 19, 2008Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Jin Kashiwagi, Yasuhiko Honda, Yoshihiko Kamata
-
Publication number: 20100109627Abstract: A power circuit includes a reference potential circuit, a step-up circuit, and a conversion circuit. The reference potential circuit generates a reference potential. The step-up circuit generates a desired internal potential by stepping up a power supply potential. The step-up circuit includes a comparison circuit, a differential amplifier circuit, and a switch element. The comparison circuit outputs the result of comparison between a potential and the reference potential. The differential amplifier circuit is turned on or off by the operation control signal. The switch element performs on/off control according to the operation control signal and resets the output potential of the differential amplifier circuit. The conversion circuit converts the of the operation control signal so as to make longer the on period of the differential amplifier circuit and the off period of switch element.Type: ApplicationFiled: October 29, 2009Publication date: May 6, 2010Inventors: Akira UMEZAWA, Masaaki KUWAGATA, Yasuhiko HONDA, Gyosho CHIN
-
Patent number: 7623407Abstract: A semiconductor device which continuously outputs data in synchronism with a first clock includes a clock generator which generates a second clock from the first clock which is externally supplied, a flip-flop circuit which operates in synchronism with the second clock, and receives the data, an output buffer circuit which outputs the output data from the flip-flop circuit outside, and a power supply circuit which includes a bandgap reference circuit, generates a voltage controlled by the bandgap reference circuit, and supplies the voltage as a power supply voltage to the clock generator, the flip-flop circuit, and the output buffer circuit.Type: GrantFiled: August 16, 2007Date of Patent: November 24, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Yasuhiko Honda
-
Publication number: 20090161464Abstract: A semiconductor memory device includes a memory cell array which includes a plurality of memory cells which are arrayed in a matrix at intersections between a plurality of word lines and a plurality of bit lines and a power supply circuit which includes a first band gap reference circuit which outputs a first output voltage, and a second band gap reference circuit which outputs a second output voltage having lower temperature characteristics than the first output voltage on a low temperature side, and generates a power supply voltage on the basis of the second output voltage at a time of a data write operation of the memory cells.Type: ApplicationFiled: December 18, 2008Publication date: June 25, 2009Inventors: Tatsuro MIDORIKAWA, Yasuhiko Honda, Gyosho Chin