Patents by Inventor Yasuhiro Uemoto
Yasuhiro Uemoto has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110193171Abstract: A semiconductor device includes a first transistor formed on a first element region, and a first protecting element including a second transistor formed on a second element region. A second protecting element ohmic electrode is connected to a first gate electrode, a first protecting element ohmic electrode is connected to a first ohmic electrode, and a first protecting element gate electrode is connected to at least one of the first protecting element ohmic electrode and the second protecting element ohmic electrode. The second element region is smaller in area than the first element region.Type: ApplicationFiled: October 15, 2010Publication date: August 11, 2011Inventors: Hiroto Yamagiwa, Shingo Hashizume, Ayanori Ikoshi, Manabu Yanagihara, Yasuhiro Uemoto
-
Publication number: 20110114967Abstract: A nitride semiconductor device includes: a substrate; a first nitride semiconductor layer formed over the substrate; a second nitride semiconductor layer formed on the first nitride semiconductor layer and having a larger band gap energy than the first nitride semiconductor layer; a third nitride semiconductor layer formed on the second nitride semiconductor layer and including a p-type nitride semiconductor with at least a single-layer structure; a gate electrode formed on the third nitride semiconductor layer; and a source electrode and a drain electrode formed in regions located on both sides of the gate electrode, respectively. The third nitride semiconductor layer has a thickness greater in a portion below the gate electrode than in a portion below the side of the gate electrode.Type: ApplicationFiled: January 20, 2011Publication date: May 19, 2011Applicant: PANASONIC CORPORATIONInventors: Masahiro HIKITA, Tetsuzo UEDA, Manabu YANAGIHARA, Yasuhiro UEMOTO, Tsuyoshi TANAKA
-
Publication number: 20110095335Abstract: A high breakdown voltage GaN-based transistor is provided on a silicon substrate. A nitride semiconductor device including: a silicon substrate, a SiO2 layer stacked on the silicon substrate and having a film thickness 100 nm or more; a silicon layer stacked on the SiO2 layer; a buffer layer stacked on the silicon layer; a GaN layer stacked on the buffer layer; an AlGaN layer stacked on the GaN layer; and a source electrode, a drain electrode, and a gate electrode that are formed on the AlGaN layer, and edge sidewalls of the silicon layer, the buffer layer, the GaN layer, and the AlGaN layer contact an increased-resistivity region.Type: ApplicationFiled: July 2, 2009Publication date: April 28, 2011Applicant: PANASONIC CORPORATIONInventors: Hidetoshi Ishida, Yasuhiro Uemoto, Masahiro Hikita
-
Patent number: 7910464Abstract: A semiconductor device of the present invention includes: a III-V nitride semiconductor layer including a channel region in which carriers travel; a concave portion provided in an upper portion of the channel region in the III-V nitride semiconductor layer; and a Schottky electrode consisting of a conductive material forming a Schottky junction with the semiconductor layer, and formed on a semiconductor layer, which spreads over the concave portion and peripheral portions of the concave portion, on the III-V nitride semiconductor layer. A dimension of the concave portion in a depth direction is set so that a portion of the Schottky electrode provided in the concave portion can adjust a quantity of the carriers traveling in the channel region.Type: GrantFiled: January 28, 2010Date of Patent: March 22, 2011Assignee: Panasonic CorporationInventors: Tomohiro Murata, Yutaka Hirose, Tsuyoshi Tanaka, Yasuhiro Uemoto
-
Publication number: 20110049574Abstract: A semiconductor device includes a first group III-V nitride semiconductor layer, a second group III-V nitride semiconductor layer having a larger band gap than the first group III-V nitride semiconductor layer and at least one ohmic electrode successively formed on a substrate. The ohmic electrode is formed so as to have a base portion penetrating the second group III-V nitride semiconductor layer and reaching a portion of the first group III-V nitride semiconductor layer disposed beneath a two-dimensional electron gas layer. An impurity doped layer is formed in portions of the first group III-V nitride semiconductor layer and the second group III-V nitride semiconductor layer in contact with the ohmic electrode.Type: ApplicationFiled: November 2, 2010Publication date: March 3, 2011Applicant: PANASONIC CORPORATIONInventors: Hiroaki UENO, Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Patent number: 7898002Abstract: A nitride semiconductor device includes: a substrate; a first nitride semiconductor layer formed over the substrate; a second nitride semiconductor layer formed on the first nitride semiconductor layer and having a larger band gap energy than the first nitride semiconductor layer; a third nitride semiconductor layer formed on the second nitride semiconductor layer and including a p-type nitride semiconductor with at least a single-layer structure; a gate electrode formed on the third nitride semiconductor layer; and a source electrode and a drain electrode formed in regions located on both sides of the gate electrode, respectively. The third nitride semiconductor layer has a thickness greater in a portion below the gate electrode than in a portion below the side of the gate electrode.Type: GrantFiled: August 7, 2007Date of Patent: March 1, 2011Assignee: Panasonic CorporationInventors: Masahiro Hikita, Tetsuzo Ueda, Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20100327293Abstract: An AlN buffer layer, an undoped GaN layer, an undoped AlGaN layer, a p-type GaN layer and a heavily doped p-type GaN layer are formed in this order. A gate electrode forms an Ohmic contact with the heavily doped p-type GaN layer. A source electrode and a drain electrode are provided on the undoped AlGaN layer. A pn junction is formed in a gate region by a two dimensional electron gas generated at an interface between the undoped AlGaN layer and the undoped GaN layer and the p-type GaN layer, so that a gate voltage can be increased.Type: ApplicationFiled: September 13, 2010Publication date: December 30, 2010Applicant: PANASONIC CORPORATIONInventors: Masahiro Hikita, Tetsuzo Ueda, Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20100327320Abstract: A nitride semiconductor device includes: a first semiconductor layer made of first nitride semiconductor; a second semiconductor layer formed on a principal surface of the first semiconductor layer and made of second nitride semiconductor having a bandgap wider than that of the first nitride semiconductor; a control layer selectively formed on, or above, an upper portion of the second semiconductor layer and made of third nitride semiconductor having a p-type conductivity; source and drain electrodes formed on the second semiconductor layer at respective sides of the control layer; a gate electrode formed on the control layer; and a fourth semiconductor layer formed on a surface of the first semiconductor layer opposite to the principal surface, having a potential barrier in a valence band with respect to the first nitride semiconductor and made of fourth nitride semiconductor containing aluminum.Type: ApplicationFiled: September 10, 2010Publication date: December 30, 2010Applicant: PANASONIC CORPORATIONInventors: Hiroaki Ueno, Manabu Yanagihara, Tetsuzo Ueda, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Patent number: 7859087Abstract: A semiconductor device includes: a semiconductor layer; at least one electrode formed on a semiconductor layer to be in contact with the semiconductor layer; and a passivation film covering the semiconductor layer and at least part of the top surface of the electrode to protect the semiconductor layer and formed of a plurality of sub-films. The passivation film includes a first sub-film made of aluminum nitride.Type: GrantFiled: December 14, 2009Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventors: Tomohiro Murata, Hiroaki Ueno, Hidetoshi Ishida, Tetsuzo Ueda, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Publication number: 20100321363Abstract: A plasma display panel driving device includes an electrode driving unit for generating a drive pulse to be applied to an electrode of a plasma display panel. The electrode driving unit has a plurality of switches. At least one of the plurality of switches is a switch device including a dual-gate semiconductor device. The dual-gate semiconductor device 10 has a semiconductor multilayer 13 formed on a substrate 11 and made of a nitride semiconductor or a silicon carbide semiconductor, a source electrode 16 and a drain electrode 17 formed and spaced apart from each other on the semiconductor multilayer 13, and a first gate electrode 18A and a second gate electrode 18B formed between the source electrode 16 and the drain electrode 17, successively from the source electrode 16 side.Type: ApplicationFiled: June 19, 2008Publication date: December 23, 2010Applicant: PANASONIC CORPORATIONInventors: Tatsuo Morita, Manabu Yanagihara, Hidetoshi Ishida, Yasuhiro Uemoto, Manabu Inoue
-
Patent number: 7825434Abstract: A nitride semiconductor device includes: a first semiconductor layer made of first nitride semiconductor; a second semiconductor layer formed on a principal surface of the first semiconductor layer and made of second nitride semiconductor having a bandgap wider than that of the first nitride semiconductor; a control layer selectively formed on, or above, an upper portion of the second semiconductor layer and made of third nitride semiconductor having a p-type conductivity; source and drain electrodes formed on the second semiconductor layer at respective sides of the control layer; a gate electrode formed on the control layer; and a fourth semiconductor layer formed on a surface of the first semiconductor layer opposite to the principal surface, having a potential barrier in a valence band with respect to the first nitride semiconductor and made of fourth nitride semiconductor containing aluminum.Type: GrantFiled: December 29, 2006Date of Patent: November 2, 2010Assignee: Panasonic CorporationInventors: Hiroaki Ueno, Manabu Yanagihara, Tetsuzo Ueda, Yasuhiro Uemoto, Tsuyoshi Tanaka, Daisuke Ueda
-
Patent number: 7816707Abstract: An AlN buffer layer, an undoped GaN layer, an undoped AlGaN layer, a p-type GaN layer and a heavily doped p-type GaN layer are formed in this order. A gate electrode forms an Ohmic contact with the heavily doped p-type GaN layer. A source electrode and a drain electrode are provided on the undoped AlGaN layer. A pn junction is formed in a gate region by a two dimensional electron gas generated at an interface between the undoped AlGaN layer and the undoped GaN layer and the p-type GaN layer, so that a gate voltage can be increased.Type: GrantFiled: May 15, 2006Date of Patent: October 19, 2010Assignee: Panasonic CorporationInventors: Masahiro Hikita, Tetsuzo Ueda, Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20100213503Abstract: A bidirectional switch includes a plurality of unit cells 11 including a first ohmic electrode 15, a first gate electrode 17, a second gate electrode 18, and a second ohmic electrode 16. The first gate electrodes 15 are electrically connected via a first interconnection 31 to a first gate electrode pad 43. The second gate electrodes 18 are electrically connected via a second interconnection 32 to a second gate electrode pad 44. A unit cell 11 including a first gate electrode 17 having the shortest interconnect distance from the first gate electrode pad 43 includes a second gate electrode 18 having the shortest interconnect distance from the second gate electrode pad 44.Type: ApplicationFiled: July 10, 2009Publication date: August 26, 2010Inventors: Manabu Yanagihara, Kazushi Nakazawa, Tatsuo Morita, Yasuhiro Uemoto
-
Publication number: 20100207165Abstract: According to a method for fabricating a semiconductor device, a first semiconductor layer made of a first nitride semiconductor is formed over a substrate. Thereafter, a mask film covering part of the upper surface of the first semiconductor layer is selectively formed on the first semiconductor layer. A multilayer film, in which second and third nitride semiconductors having different band gaps are stacked, is selectively formed on the first semiconductor layer with the mask film used as a formation mask. On the multilayer film, an ohmic electrode is formed.Type: ApplicationFiled: April 28, 2010Publication date: August 19, 2010Applicant: PANASONIC CORPORATIONInventors: Tomohiro MURATA, Yutaka Hirose, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20100207164Abstract: A field effect transistor includes a first nitride semiconductor layer 13 and a second nitride semiconductor layer 14 having a band gap larger than that of the first nitride semiconductor layer 13 which are formed in this order in an upward direction on a conductive substrate 11, a source electrode 15 and a drain electrode 16 which are electrically connected to a two-dimensional electron gas layer 21, and a gate electrode 18. A rise voltage of a drain-substrate current is lower than a rise voltage of a drain-gate current and a rise voltage of a drain-source current.Type: ApplicationFiled: August 7, 2009Publication date: August 19, 2010Inventors: Daisuke Shibata, Tatsuo Morita, Yasuhiro Uemoto
-
Patent number: 7759700Abstract: A semiconductor device includes: a first group-III nitride semiconductor layer formed on a substrate; a second group-III nitride semiconductor layer made of a single layer or two or more layers, formed on the first group-III nitride semiconductor layer, and acting as a barrier layer; a source electrode, a drain electrode, and a gate electrode formed on the second group-III nitride semiconductor layer, the gate electrode controlling a current flowing between the source and drain electrodes; and a heat radiation film with high thermal conductivity which covers, as a surface passivation film, the entire surface other than a bonding pad.Type: GrantFiled: November 6, 2006Date of Patent: July 20, 2010Assignee: Panasonic CorporationInventors: Hiroaki Ueno, Manabu Yanagihara, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20100135053Abstract: A power conversion circuit includes a bidirectional switch 2. The bidirectional switch 2 has a first gate terminal G1, a second gate terminal G2, a first ohmic terminal S1 and a second ohmic terminal S2. The bidirectional switch 2 has four operation states. In the first state, the bidirectional switch 2 operates as a diode having a cathode as the first ohmic terminal S1 and an anode as the second ohmic terminal S2. In a second state, the bidirectional switch 2 operates as a diode having an anode as the first ohmic terminal S1 and a cathode as the second ohmic terminal S2. In a third state, the bidirectional switch 2 is bidirectionally conductive with via a diode between the first and second ohmic terminals S1 and S2. In a fourth state, the bidirectional switch 2 cuts off a bidirectional current between the first and second ohmic terminals.Type: ApplicationFiled: December 11, 2008Publication date: June 3, 2010Inventors: Atsushi Morimoto, Matsuo Shiraishi, Kouichi Ishikawa, Tatsuo Morita, Yasuhiro Uemoto, Tsuyoshi Tanaka
-
Publication number: 20100129992Abstract: A semiconductor device of the present invention includes: a III-V nitride semiconductor layer including a channel region in which carriers travel; a concave portion provided in an upper portion of the channel region in the III-V nitride semiconductor layer; and a Schottky electrode consisting of a conductive material forming a Schottky junction with the semiconductor layer, and formed on a semiconductor layer, which spreads over the concave portion and peripheral portions of the concave portion, on the III-V nitride semiconductor layer. A dimension of the concave portion in a depth direction is set so that a portion of the Schottky electrode provided in the concave portion can adjust a quantity of the carriers traveling in the channel region.Type: ApplicationFiled: January 28, 2010Publication date: May 27, 2010Applicant: Panasonic CorporationInventors: Tomohiro MURATA, Yutaka Hirose, Tsuyoshi Tanaka, Yasuhiro Uemoto
-
Patent number: RE41368Abstract: In an SOI (Silicon On Insulator) semiconductor device, a first semiconductor layer overlies a semiconductor substrate so as to sandwich an insulating layer, and second and third semiconductor layers with a different conductivity type from the second semiconductor layer are formed on the surface of the first semiconductor layer. At the interface between the first semiconductor layer and the insulating layer, a fourth semiconductor layer with a different conductivity type from the first semiconductor layer is formed. The fourth semiconductor layer includes an impurity of larger than 3×1012/cm2 so as not to be completely depleted even though a reverse bias voltage is applied between the second and third semiconductor layers.Type: GrantFiled: March 9, 2005Date of Patent: June 8, 2010Assignee: Panasonic CorporationInventors: Yasuhiro Uemoto, Katsushige Yamashita, Takashi Miura
-
Patent number: RE41625Abstract: A protective insulating film is deposited over first and second field-effect transistors formed on a semiconductor substrate. A capacitor composed of a capacitor lower electrode, a capacitor insulating film composed of an insulating metal oxide film, and a capacitor upper electrode is formed on the protective insulating film. A first contact plug formed in the protective insulating film provides a direct connection between the capacitor lower electrode and an impurity diffusion layer of the first field-effect transistor. A second contact plug formed in the protective insulating film provides a direct connection between the capacitor upper electrode and an impurity diffusion layer of the second field-effect transistor.Type: GrantFiled: April 22, 2004Date of Patent: September 7, 2010Assignee: Panasonic CorporationInventors: Yoshihisa Nagano, Yasuhiro Uemoto