Feed-forward circuit to improve intermodulation distortion performance of radio-frequency switch

- Skyworks Solutions, Inc.

A radio-frequency (RF) switch includes a field-effect transistor (FET) disposed between a first node and a second node, the FET having a source, a drain, a gate, and a body. The RF switch further includes a coupling circuit including a first path and a second path, the first path being connected between the gate and one of the source or the drain via a first resistor in series with a first capacitor, the second path being connected between the body and the one of the source or the drain via a second resistor in series with a second capacitor, the coupling circuit configured to allow discharge of interface charge from either or both of the gate and body.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
RELATED APPLICATIONS

This application is a continuation-in-part of U.S. patent application Ser. No. 14/483,212, filed on Sep. 2, 2015, and entitled RADIO-FREQUENCY SWITCH HAVING DYNAMIC BODY COUPLING, which is a continuation-in-part of U.S. patent application Ser. No. 13/936,180, filed on Jul. 6, 2013, and entitled CIRCUITS, DEVICES, METHODS AND APPLICATIONS RELATED TO SILICON-ON-INSULATOR BASED RADIO-FREQUENCY SWITCHES, which claims the benefit of priority under 35 U.S.C. § 119(e) to U.S. Provisional Application No. 61/669,055, filed on Jul. 7, 2012, and entitled CIRCUITS, DEVICES, METHODS AND APPLICATIONS RELATED TO SILICON-ON-INSULATOR BASED RADIO-FREQUENCY SWITCHES, the disclosures of which are all hereby incorporated by reference in their entireties for all purposes.

BACKGROUND

Field

The present disclosure generally relates to the field of electronics, and more particularly, to radio-frequency switches.

Description of Related Art

Radio-frequency (RF) switches, such as transistor switches, can be used to switch signals between one or more poles and one or more throws. Transistor switches, or portions thereof, can be controlled through transistor biasing and/or coupling. Design and use of bias and/or coupling circuits in connection with RF switches can affect switching performance.

SUMMARY

Certain embodiments disclosed herein provide a radio-frequency (RF) switch including a plurality of field-effect transistors (FETs) connected in series between first and second nodes, each FET having a gate and a body. The RF switch may further include a compensation network including a gate-coupling circuit that couples the gates of each pair of neighboring FETs, the compensation network further including a body-coupling circuit that couples the bodies of each pair of neighboring FETs. In certain embodiments, at least some of the FETs are silicon-on-insulator (SOI) FETs. The gate-coupling circuit may include a capacitor and possibly a resistor in series with the capacitor.

In certain embodiments, the gate-coupling circuit includes a resistor. The body-coupling circuit may include a capacitor. The body-coupling circuit may further include a resistor in series with the capacitor. In certain embodiments, the body-coupling circuit includes a resistor.

Certain embodiments disclosed herein provide a process for operating a radio-frequency (RF) switch. The process may include controlling a plurality of field-effect transistors (FETs) connected in series between first and second nodes so that the FETs are collectively in an ON state or an OFF state, each FET having a gate and a body. The process may further include coupling the gates of each of neighboring FETs to reduce voltage swings across each of the plurality of FETs, and coupling the bodies of each of neighboring FETs to reduce voltage swings across each of the plurality of FETs.

Certain embodiments disclosed herein provide a semiconductor die including a semiconductor substrate and a plurality of field-effect transistors (FETs) formed on the semiconductor substrate and connected in series, each FET including a gate and a body. The semiconductor die may further include a compensation network formed on the semiconductor substrate, the compensation network including a gate-coupling circuit that couples the gates of each pair of neighboring FETs, the compensation network further including a body-coupling circuit that couples the bodies of each pair of neighboring FETs.

The semiconductor die may further including an insulator layer disposed between the FETs and the semiconductor substrate. In certain embodiments, the die is a silicon-on-insulator (SOI) die.

Certain embodiments provide a process for fabricating a semiconductor die. The process may include providing a semiconductor substrate and forming a plurality of field-effect transistors (FETs) on the semiconductor substrate so as to be connected in series, each FET having a gate and a body. The process may further include forming a gate-coupling circuit on the semiconductor substrate to couple the gates of each pair of neighboring FETs, and forming a body-coupling circuit on the semiconductor substrate to couple the bodies of each pair of neighboring FETs. In certain embodiments, the process further includes forming an insulator layer between the FETs and the semiconductor substrate.

Certain embodiments disclosed herein provide a radio-frequency (RF) switch module including a packaging substrate configured to receive a plurality of components and a semiconductor die mounted on the packaging substrate, the die including a plurality of field-effect transistors (FETs) connected in series, each FET including a gate and a gate. The RF switch module further includes a compensation network including a gate-coupling circuit that couples the gates of each pair of neighboring FETs, the compensation network further including a body-coupling circuit that couples the bodies of each pair of neighboring FETs.

The semiconductor die may be a silicon-on-insulator (SOI) die. In certain embodiments, the compensation network is part of the same semiconductor die as the plurality of FETs. The compensation network may be part of a second die mounted on the packaging substrate. In certain embodiments, the compensation network is disposed at a location outside of the semiconductor die.

Certain embodiments disclosed herein provide a wireless device including a transceiver configured to process RF signals and an antenna in communication with the transceiver configured to facilitate transmission of an amplified RF signal. The wireless device further includes a power amplifier connected to the transceiver and configured to generate the amplified RF signal, and a switch connected to the antenna and the power amplifier and configured to selectively route the amplified RF signal to the antenna, the switch including a plurality of field-effect transistors (FETs) connected in series, each FET including a gate and a gate, the switch further including a compensation network having a gate-coupling circuit that couples the gates of each pair of neighboring FETs and a body-coupling circuit that couples the bodies of each pair of neighboring FETs.

BRIEF DESCRIPTION OF THE DRAWINGS

Various embodiments are depicted in the accompanying drawings for illustrative purposes, and should in no way be interpreted as limiting the scope of the inventions. In addition, various features of different disclosed embodiments can be combined to form additional embodiments, which are part of this disclosure. Throughout the drawings, reference numbers may be reused to indicate correspondence between reference elements.

FIG. 1 schematically shows a radio-frequency (RF) switch configured to switch one or more signals between one or more poles and one or more throws.

FIG. 2 shows that the RF switch 100 of FIG. 1 can include an RF core and an energy management (EM) core.

FIG. 3 shows an example of the RF core implemented in an single-pole-double-throw (SPDT) configuration.

FIG. 4 shows an example of the RF core implemented in an SPDT configuration where each switch arm can include a plurality of field-effect transistors (FETs) connected in series.

FIG. 5 schematically shows that controlling of one or more FETs in an RF switch can be facilitated by a circuit configured to bias and/or couple one or more portions of the FETs.

FIG. 6 shows examples of the bias/coupling circuit implemented on different parts of a plurality of FETs in a switch arm.

FIGS. 7A and 7B show plan and side sectional views of an example finger-based FET device implemented in a silicon-on-insulator (SOI) configuration.

FIGS. 8A and 8B show plan and side sectional views of an example of a multiple-finger FET device implemented in an SOI configuration.

FIG. 9 shows a first example of an RF switch circuit having a non-linear capacitor connected to a source terminal of an FET and configured to, for example, cancel or reduce non-linearity effects generated by the FET.

FIG. 10 shows that one or more features of FIG. 9 can be implemented in a switch arm having a plurality of FETs.

FIGS. 11A-11F show variations of a second example of an RF switch circuit where either or both of gate and body terminals of an FET can be coupled with a source terminal by one or more coupling circuits having a capacitor in series with a resistor to, for example, allow discharge of interface charge from the coupled gate and/or body.

FIGS. 12A-12F show that one or more features of FIGS. 11A-11F can be implemented in switch arms having a plurality of FETs.

FIGS. 13A and 13B show variations of a fifth example of an RF switch circuit where extra resistance can be provided in a switchable manner for either or both of a gate and a body of an FET to, for example, provide improved intermodulation distortion (IMD) performance.

FIGS. 14A and 14B show that one or more features of FIGS. 13A and 13B can be implemented in switch arms having a plurality of FETs.

FIG. 15 shows an example of an RF switching configuration including one or more capacitors to, for example, inhibit a low-frequency blocker from mixing with a fundamental frequency.

FIG. 16 shows an example where the switching configuration of FIG. 15 is in a transmit mode.

FIGS. 17A-17D show examples of how various components for biasing, coupling, and/or facilitating the example configurations of FIGS. 9-16 can be implemented.

FIGS. 18A and 18B show an example of a packaged module that can include one or more features described herein.

FIG. 19 shows that in some embodiments, one or more features of the present disclosure can be implemented in a switch device such as a single-pole-multi-throw (SPMT) switch configured to facilitate multi-band multi-mode wireless operation.

FIG. 20 shows an example of a wireless device that can include one or more features described herein.

FIG. 21 shows that in some implementations, one or more features associated with a given example configuration can be combined with one or more features associated with another example configuration.

 DETAILED DESCRIPTION

The headings provided herein, if any, are for convenience only and do not necessarily affect the scope or meaning of the claimed invention.

Example Components of a Switching Device:

FIG. 1 schematically shows a radio-frequency (RF) switch 100 configured to switch one or more signals between one or more poles 102 and one or more throws 104. In some embodiments, such a switch can be based on one or more field-effect transistors (FETs) such as silicon-on-insulator (SOI) FETs. When a particular pole is connected to a particular throw, such a path is commonly referred to as being closed or in an ON state. When a given path between a pole and a throw is not connected, such a path is commonly referred to as being open or in an OFF state.

FIG. 2 shows that in some implementations, the RF switch 100 of FIG. 1 can include an RF core 110 and an energy management (EM) core 112. The RF core 110 can be configured to route RF signals between the first and second ports. In the example single-pole-double-throw (SPDT) configuration shown in FIG. 2, such first and second ports can include a pole 102a and a first throw 104a, or the pole 102a and a second throw 104b.

In some embodiments, EM core 112 can be configured to supply, for example, voltage control signals to the RF core. The EM core 112 can be further configured to provide the RF switch 100 with logic decoding and/or power supply conditioning capabilities.

In some embodiments, the RF core 110 can include one or more poles and one or more throws to enable passage of RF signals between one or more inputs and one or more outputs of the switch 100. For example, the RF core 110 can include a single-pole double-throw (SPDT or SP2T) configuration as shown in FIG. 2.

In the example SPDT context, FIG. 3 shows a more detailed example configuration of an RF core 110. The RF core 110 is shown to include a single pole 102a coupled to first and second throw nodes 104a, 104b via first and second transistors (e.g., FETs) 120a, 120b. The first throw node 104a is shown to be coupled to an RF ground via an FET 122a to provide shunting capability for the node 104a. Similarly, the second throw node 104b is shown to be coupled to the RF ground via an FET 122b to provide shunting capability for the node 104b.

In an example operation, when the RF core 110 is in a state where an RF signal is being passed between the pole 102a and the first throw 104a, the FET 120a between the pole 102a and the first throw node 104a can be in an ON state, and the FET 120b between the pole 102a and the second throw node 104b can be in an OFF state. For the shunt FETs 122a, 122b, the shunt FET 122a can be in an OFF state so that the RF signal is not shunted to ground as it travels from the pole 102a to the first throw node 104a. The shunt FET 122b associated with the second throw node 104b can be in an ON state so that any RF signals or noise arriving at the RF core 110 through the second throw node 104b is shunted to the ground so as to reduce undesirable interference effects to the pole-to-first-throw operation.

Although the foregoing example is described in the context of a single-pole-double-throw configuration, it will be understood that the RF core can be configured with other numbers of poles and throws. For example, there may be more than one poles, and the number of throws can be less than or greater than the example number of two.

In the example of FIG. 3, the transistors between the pole 102a and the two throw nodes 104a, 104b are depicted as single transistors. In some implementations, such switching functionalities between the pole(s) and the throw(s) can be provided by switch arm segments, where each switch arm segment includes a plurality of transistors such as FETs.

An example RF core configuration 130 of an RF core having such switch arm segments is shown in FIG. 4. In the example, the pole 102a and the first throw node 104a are shown to be coupled via a first switch arm segment 140a. Similarly, the pole 102a and the second throw node 104b are shown to be coupled via a second switch arm segment 140b. The first throw node 104a is shown to be capable of being shunted to an RF ground via a first shunt arm segment 142a. Similarly, the second throw node 104b is shown to be capable of being shunted to the RF ground via a second shunt arm segment 142b.

In an example operation, when the RF core 130 is in a state where an RF signal is being passed between the pole 102a and the first throw node 104a, all of the FETs in the first switch arm segment 140a can be in an ON state, and all of the FETs in the second switch arm segment 104b can be in an OFF state. The first shunt arm 142a for the first throw node 104a can have all of its FETs in an OFF state so that the RF signal is not shunted to ground as it travels from the pole 102a to the first throw node 104a. All of the FETs in the second shunt arm 142b associated with the second throw node 104b can be in an ON state so that any RF signals or noise arriving at the RF core 130 through the second throw node 104b is shunted to the ground so as to reduce undesirable interference effects to the pole-to-first-throw operation.

Again, although described in the context of an SP2T configuration, it will be understood that RF cores having other numbers of poles and throws can also be implemented.

In some implementations, a switch arm segment (e.g., 140a, 140b, 142a, 142b) can include one or more semiconductor transistors such as FETs. In some embodiments, an FET may be capable of being in a first state or a second state and can include a gate, a drain, a source, and a body (sometimes also referred to as a substrate. In some embodiments, an FET can include a metal-oxide-semiconductor field effect transistor (MOSFET). In some embodiments, one or more FETs can be connected in series forming a first end and a second end such that an RF signal can be routed between the first end and the second end when the FETs are in a first state (e.g., ON state).

At least some of the present disclosure relates to how an FET or a group of FETs can be controlled to provide switching functionalities in desirable manners. FIG. 5 schematically shows that in some implementations, such controlling of an FET 120 can be facilitated by a circuit 150 configured to bias and/or couple one or more portions of the FET 120. In some embodiments, such a circuit 150 can include one or more circuits configured to bias and/or couple a gate of the FET 120, bias and/or couple a body of the FET 120, and/or couple a source/drain of the FET 120.

Schematic examples of how such biasing and/or coupling of different parts of one or more FETs are described in reference to FIG. 6. In FIG. 6, a switch arm segment 140 (that can be, for example, one of the example switch arm segments 140a, 140b, 142a, 142b of the example of FIG. 4) between nodes 144, 146 is shown to include a plurality of FETs 120. Operations of such FETs can be controlled and/or facilitated by a gate bias/coupling circuit 150a, and a body bias/coupling circuit 150c, and/or a source/drain coupling circuit 150b.

Gate Bias/Coupling Circuit

In the example shown in FIG. 6, the gate of each of the FETs 120 can be connected to the gate bias/coupling circuit 150a to receive a gate bias signal and/or couple the gate to another part of the FET 120 or the switch arm 140. In some implementations, designs or features of the gate bias/coupling circuit 150a can improve performance of the switch arm 140. Such improvements in performance can include, but are not limited to, device insertion loss, isolation performance, power handling capability and/or switching device linearity.

Body Bias/Coupling Circuit

As shown in FIG. 6, the body of each FET 120 can be connected to the body bias/coupling circuit 150c to receive a body bias signal and/or couple the body to another part of the FET 120 or the switch arm 140. In some implementations, designs or features of the body bias/coupling circuit 150c can improve performance of the switch arm 140. Such improvements in performance can include, but are not limited to, device insertion loss, isolation performance, power handling capability and/or switching device linearity.

Source/Drain Coupling Circuit

As shown in FIG. 6, the source/drain of each FET 120 can be connected to the coupling circuit 150b to couple the source/drain to another part of the FET 120 or the switch arm 140. In some implementations, designs or features of the coupling circuit 150b can improve performance of the switch arm 140. Such improvements in performance can include, but are not limited to, device insertion loss, isolation performance, power handling capability and/or switching device linearity.

Examples of Switching Performance Parameters:

Insertion Loss

A switching device performance parameter can include a measure of insertion loss. A switching device insertion loss can be a measure of the attenuation of an RF signal that is routed through the RF switching device. For example, the magnitude of an RF signal at an output port of a switching device can be less than the magnitude of the RF signal at an input port of the switching device. In some embodiments, a switching device can include device components that introduce parasitic capacitance, inductance, resistance, or conductance into the device, contributing to increased switching device insertion loss. In some embodiments, a switching device insertion loss can be measured as a ratio of the power or voltage of an RF signal at an input port to the power or voltage of the RF signal at an output port of the switching device. Decreased switching device insertion loss can be desirable to enable improved RF signal transmission.

Isolation

A switching device performance parameter can also include a measure of isolation. Switching device isolation can be a measure of the RF isolation between an input port and an output port an RF switching device. In some embodiments, it can be a measure of the RF isolation of a switching device while the switching device is in a state where an input port and an output port are electrically isolated, for example while the switching device is in an OFF state. Increased switching device isolation can improve RF signal integrity. In certain embodiments, an increase in isolation can improve wireless communication device performance.

Intermodulation Distortion

A switching device performance parameter can further include a measure of intermodulation distortion (IMD) performance. Intermodulation distortion (IMD) can be a measure of non-linearity in an RF switching device.

IMD can result from two or more signals mixing together and yielding frequencies that are not harmonic frequencies. For example, suppose that two signals have fundamental frequencies f1 and f2 (f2>f1) that are relatively close to each other in frequency space. Mixing of such signals can result in peaks in frequency spectrum at frequencies corresponding to different products of fundamental and harmonic frequencies of the two signals. For example, a second-order intermodulation distortion (also referred to as IMD2) is typically considered to include frequencies f1+f2 f2−f1, 2f1, and 2f2. A third-order IMD (also referred to as IMD3) is typically considered to include 2f1+f2, 2f1−f2, f1+2f2, f1−2f2. Higher order products can be formed in similar manners.

In general, as the IMD order number increases, power levels decrease. Accordingly, second and third orders can be undesirable effects that are of particular interest. Higher orders such as fourth and fifth orders can also be of interest in some situations.

In some RF applications, it can be desirable to reduce susceptibility to interference within an RF system. Non linearity in RF systems can result in introduction of spurious signals into the system. Spurious signals in the RF system can result in interference within the system and degrade the information transmitted by RF signals. An RF system having increased non-linearity can demonstrate increased susceptibility to interference. Non-linearity in system components, for example switching devices, can contribute to the introduction of spurious signals into the RF system, thereby contributing to degradation of overall RF system linearity and IMD performance.

In some embodiments, RF switching devices can be implemented as part of an RF system including a wireless communication system. IMD performance of the system can be improved by increasing linearity of system components, such as linearity of an RF switching device. In some embodiments, a wireless communication system can operate in a multi-band and/or multi-mode environment. Improvement in intermodulation distortion (IMD) performance can be desirable in wireless communication systems operating in a multi-band and/or multi-mode environment. In some embodiments, improvement of a switching device IMD performance can improve the IMD performance of a wireless communication system operating in a multi-mode and/or multi-band environment.

Improved switching device IMD performance can be desirable for wireless communication devices operating in various wireless communication standards, for example for wireless communication devices operating in the LTE communication standard. In some RF applications, it can be desirable to improve linearity of switching devices operating in wireless communication devices that enable simultaneous transmission of data and voice communication. For example, improved IMD performance in switching devices can be desirable for wireless communication devices operating in the LTE communication standard and performing simultaneous transmission of voice and data communication (e.g., SVLTE).

High Power Handling Capability

In some RF applications, it can be desirable for RF switching devices to operate under high power while reducing degradation of other device performance parameters. In some embodiments, it can be desirable for RF switching devices to operate under high power with improved intermodulation distortion, insertion loss, and/or isolation performance.

In some embodiments, an increased number of transistors can be implemented in a switch arm segment of a switching device to enable improved power handling capability of the switching device. For example, a switch arm segment can include an increased number of FETs connected in series, an increased FET stack height, to enable improved device performance under high power. However, in some embodiments, increased FET stack height can degrade the switching device insertion loss performance.

Examples of FET Structures and Fabrication Process Technologies:

A switching device can be implemented on-die, off-die, or some combination thereon. A switching device can also be fabricated using various technologies. In some embodiments, RF switching devices can be fabricated with silicon or silicon-on-insulator (SOI) technology.

As described herein, an RF switching device can be implemented using silicon-on-insulator (SOI) technology. In some embodiments, SOI technology can include a semiconductor substrate having an embedded layer of electrically insulating material, such as a buried oxide layer beneath a silicon device layer. For example, an SOI substrate can include an oxide layer embedded below a silicon layer. Other insulating materials known in the art can also be used.

Implementation of RF applications, such as an RF switching device, using SOI technology can improve switching device performance. In some embodiments, SOI technology can enable reduced power consumption. Reduced power consumption can be desirable in RF applications, including those associated with wireless communication devices. SOI technology can enable reduced power consumption of device circuitry due to decreased parasitic capacitance of transistors and interconnect metallization to a silicon substrate. Presence of a buried oxide layer can also reduce junction capacitance or use of high resistivity substrate, enabling reduced substrate related RF losses. Electrically isolated SOI transistors can facilitate stacking, contributing to decreased chip size.

In some SOI FET configurations, each transistor can be configured as a finger-based device where the source and drain are rectangular shaped (in a plan view) and a gate structure extends between the source and drain like a rectangular shaped finger. FIGS. 7A and 7B show plan and side sectional views of an example finger-based FET device implemented on SOI. As shown, FET devices described herein can include a p-type FET or an n-type FET. Thus, although some FET devices are described herein as p-type devices, it will be understood that various concepts associated with such p-type devices can also apply to n-type devices.

As shown in FIGS. 7A and 7B, a pMOSFET can include an insulator layer formed on a semiconductor substrate. The insulator layer can be formed from materials such as silicon dioxide or sapphire. An n-well is shown to be formed in the insulator such that the exposed surface generally defines a rectangular region. Source (S) and drain (D) are shown to be p-doped regions whose exposed surfaces generally define rectangles. As shown, S/D regions can be configured so that source and drain functionalities are reversed.

FIGS. 7A and 7B further show that a gate (G) can be formed on the n-well so as to be positioned between the source and the drain. The example gate is depicted as having a rectangular shape that extends along with the source and the drain. Also shown is an n-type body contact. Formations of the rectangular shaped well, source and drain regions, and the body contact can be achieved by a number of known techniques. In some embodiments, the source and drain regions can be formed adjacent to the ends of their respective upper insulator layers, and the junctions between the body and the source/drain regions on the opposing sides of the body can extend substantially all the way down to the top of the buried insulator layer. Such a configuration can provide, for example, reduced source/drain junction capacitance. To form a body contact for such a configuration, an additional gate region can be provided on the side so as to allow, for example, an isolated P+ region to contact the Pwell.

FIGS. 8A and 8B show plan and side sectional views of an example of a multiple-finger FET device implemented on SOI. Formations of rectangular shaped n-well, rectangular shaped p-doped regions, rectangular shaped gates, and n-type body contact can be achieved in manners similar to those described in reference to FIGS. 7A and 7B.

The example multiple-finger FET device of FIGS. 8A and 8B can be made to operate such that a drain of one FET acts as a source of its neighboring FET. Thus, the multiple-finger FET device as a whole can provide a voltage-dividing functionality. For example, an RF signal can be provided at one of the outermost p-doped regions (e.g., the leftmost p-doped region); and as the signal passes through the series of FETs, the signal's voltage can be divided among the FETs. In such an example, the rightmost p-doped region can act as an overall drain of the multi-finger FET device.

In some implementations, a plurality of the foregoing multi-finger FET devices can be connected in series as a switch to, for example, further facilitate the voltage-dividing functionality. A number of such multi-finger FET devices can be selected based on, for example, power handling requirement of the switch.

Examples of Bias and/or Coupling Configurations for Improved Performance:

Described herein are various examples of how FET-based switch circuits can be biased and/or coupled to yield one or more performance improvements. In some embodiments, such biasing/coupling configurations can be implemented in SOI FET-based switch circuits. It will be understood that some of the example biasing/coupling configurations can be combined to yield a combination of desirable features that may not be available to the individual configurations. It will also be understood that, although described in the context of RF switching applications, one or more features described herein can also be applied to other circuits and devices that utilize FETs such as SOI FETs.

Description of Example 1

In some radio-frequency (RF) applications, it is desirable to utilize switches having high linearity, as well as management of intermodulation distortion (IMD) such as IMD3 and IMD2. Such switch-related performance features can contribute significantly to system-level performance of cellular devices. In the context of silicon-on-oxide (SOI) switches, factors such as substrate-coupling (sometimes also referred to as substrate parasitics) and SOI-process can limit the performance achievable.

Such a limitation in performance of SOI switches can be addressed by extensive substrate crosstalk reduction techniques such as capacitive guard rings, and/or trap rich or deep trench isolation techniques. Such techniques typically have associated with them undesirable features such as being expensive, requiring relatively large areas, and requiring additional process steps. Also, such technique can yield a desirable effect that is limited to an isolation feature.

In some implementations, performance of SOI switches can be improved by overcoming or reducing the foregoing effects associated with substrate parasitics and/or process variables. By way of an example, FIG. 9 shows a switch circuit 200 having an SOI FET 120 configured to provide switching functionality between first and second nodes 144, 146. A gate terminal of the FET 120 is shown to be biased by a bias voltage Vg provided by a gate bias circuit, and a body terminal of the FET 120 is shown to be biased by a bias voltage Vsb1 provided by a body bias circuit. In some embodiments, the body terminal can be connected to a source terminal, so that both terminals are provided with the bias voltage Vsb1.

In some embodiments, the source terminal of the FET 120 can be connected to a non-linear capacitor 202. In embodiments where the FET 120 is a MOSFET device, the capacitor 202 can be a MOSFET capacitor configured to provide one or more desired capacitance values. The MOS capacitor 202 can be configured to generate one or more harmonics to cancel or reduce non-linearity effects generated by the MOSFET 120. The MOS cap 202 is shown to be biased by Vsb2. In some embodiments, either or both of Vsb1 and Vsb2 can be adjusted to yield a desired level of non-linearity cancellation. Although described in the context of the source side of the FET 120, it will be understood that the MOS cap 202 can also be implemented on the drain side of the FET.

FIG. 10 shows a switch arm 210 having a plurality of the switch circuits 200 described in reference to FIG. 9. In the example, N such switch circuits are shown to be connected in series in a stack to provide switching functionality between terminals 144, 146. In some embodiments, the number (N) of FETs in such a stack can be selected based on power being transferred between the terminals 144, 146. For example, N can be larger for situations involving higher power.

In some embodiments, gate bias voltages (Vg) for the plurality of FETs 120 can be substantially the same, and be provided by a common gate bias circuit. Such a common gate bias voltage Vg is shown to be provided to the gates via a gate resistor Rg. Similarly, body bias voltages (Vsb1) for the plurality of FETs 120 can be substantially the same, and be provided by a common body bias circuit. Similarly, body bias voltages (Vsb2) for the plurality of MOS capacitors 202 can be substantially the same, and be provided by a common body bias circuit (not shown). In some implementations, some or all of the bodies of the FETs 120 and/or the MOS capacitors 202 can be biased separately. Such a configuration can be beneficial in some situations, depending on the frequency of operation.

In some implementations, the foregoing example configurations described in reference to FIGS. 9 and 10 can allow significant or substantially complete cancellation of non-linearity effects associated with one or more SOI FET based RF switches. In some embodiments, such configurations can be implemented so that minimal or relatively little additional area is required.

Summary of Example 1

According to some implementations, Example 1 relates to a radio-frequency (RF) switch that includes at least one field-effect transistor (FET) disposed between first and second nodes, with each of the at least one FET having a respective source and drain. The switch further includes a compensation circuit connected to the respective source or the respective drain of each of the at least one FET. The compensation circuit is configured to compensate a non-linearity effect generated by the at least one FET.

In some embodiments, the FET can be a silicon-on-insulator (SOI) FET. In some embodiments, the compensation circuit can include a non-linear capacitor. The non-linear capacitor can include a metal-oxide-semiconductor (MOS) capacitor. The MOS capacitor can be configured to generate one or more harmonics to substantially cancel the non-linearity effect generated by the FET. The MOS capacitor can include an FET structure. The one or more harmonics generated by the MOS capacitor can be controlled at least in part by a body bias signal provided to the FET structure of the MOS capacitor.

In some embodiments, the non-linear capacitor can be connected to the source of the FET.

In some embodiments, the switch can further include a gate bias circuit connected to and configured to provide a bias signal to a gate of the FET.

In some embodiments, the switch can further include a body bias circuit connected to and configured to provide a bias signal to a body of the FET.

In some embodiments, the first node can be configured to receive an RF signal having a power value and the second node is configured to output the RF signal when the FET is in an ON state. The at least one FET can include N FETs connected in series, with the quantity N being selected to allow the switch circuit to handle the power of the RF signal.

In some implementations, Example 1 relates to a method for operating a radio-frequency (RF) switch. The method includes controlling at least one field-effect transistor (FET) disposed between first and second nodes so that each of the at least one FET is in an ON state or an OFF state. The method further includes compensating a non-linear effect of the at least one FET by applying another non-linear signal to a respective source or a respective drain of each of the at least one FET.

In accordance with a number of implementations, Example 1 relates to a semiconductor die that includes a semiconductor substrate and at least one field-effect transistor (FET) formed on the semiconductor substrate. The die further includes a compensation circuit connected to a respective source or a respective drain of each of the at least one FET. The compensation circuit is configured to compensate a non-linearity effect generated by the at least one FET.

In some embodiments, the die can further include an insulator layer disposed between the FET and the semiconductor substrate. The die can be a silicon-on-insulator (SOI) die.

In a number of implementations, Example 1 relates to a method for fabricating a semiconductor die. The method includes providing a semiconductor substrate, and forming at least one field-effect transistor (FET) on the semiconductor substrate, with each of the at least one FET having a respective source and a respective drain. The method further includes forming a compensation circuit on the semiconductor substrate. The method further includes connecting the compensation circuit to the respective source or the respective drain of each of the at least one FET to thereby allow the compensation circuit to compensate a non-linearity effect generated by the at least one FET.

In some embodiments, the method can further include forming an insulator layer between the FET and the semiconductor substrate.

According to some implementations, Example 1 relates to a radio-frequency (RF) switch module that includes a packaging substrate configured to receive a plurality of components. The module further includes a semiconductor die mounted on the packaging substrate, with the die having at least one field-effect transistor (FET). The module further includes a compensation circuit connected to a respective source or a respective drain of each of the at least one FET. The compensation circuit is configured to compensate a non-linearity effect generated by the at least one FET.

In some embodiments, the semiconductor die can be a silicon-on-insulator (SOI) die. In some embodiments, compensation circuit can be part of the same semiconductor die as the at least one FET. In some embodiments, the compensation circuit can be part of a second die mounted on the packaging substrate. In some embodiments, the compensation circuit can be disposed at a location outside of the semiconductor die.

In some implementations, Example 1 relates to a wireless device that includes a transceiver configured to process RF signals. The wireless device further includes an antenna in communication with the transceiver configured to facilitate transmission of an amplified RF signal. The wireless device further includes a power amplifier connected to the transceiver and configured to generate the amplified RF signal. The wireless device further includes a switch connected to the antenna and the power amplifier and configured to selectively route the amplified RF signal to the antenna. The switch includes at least one field-effect transistor (FET). The switch further includes a compensation circuit connected to a respective source or a respective drain of each of the at least one FET. The compensation circuit is configured to compensate a non-linearity effect generated by the at least one FET.

Description of Example 2

As described herein, intermodulation distortion (IMD) can be a measure of unwanted signal added to a desired signal due to mixing products from other radio-frequency (RF) signals. Such distortions can be particularly dominant in a multi-mode, multi-band environment.

IMD can result from two or more signals mixing together and yielding frequencies that are not harmonic frequencies. In some implementations, susceptibility to such interference can be reduced by improving linearity of a system, since the system's linearity can govern how much IMD (and in turn interferences) will occur. Through improved linearity of the system's building blocks (such as an RF switch), an overall susceptibility of the system to interference can be decreased.

The desire for lower IMD in RF switches can play an important role in various wireless system designs. There has been a significant amount of effort in the wireless industry to reduce IMDs in switches. For example Long Term Evolution (LTE) systems can benefit significantly from RF switches having reduced IMDs. As a more specific example, system designs for simultaneous voice and data on LTE (SVLTE) can benefit significantly from RF switches having ultra-low levels of IMDs.

In some implementations, a gate terminal and either of source and drain terminals of an FET can be coupled by a circuit for IMD performance improvement. For the purpose of description, it will be assumed that such a circuit couples the gate and source terminals; however, it will be understood that the circuit can couple the gate terminal and the drain terminal.

In some implementations, a body terminal and either of source and drain terminals of an FET can be coupled by a circuit for IMD performance improvement. For the purpose of description, it will be assumed that such a circuit couples the body and source terminals; however, it will be understood that the circuit can couple the body terminal and the drain terminal.

In some implementations, each of gate and body terminal and either of source and drain terminals of an FET can be coupled by circuits for IMD performance improvement. For the purpose of description, it will be assumed that such circuits couple each of the gate and body terminals to the source terminal; however, it will be understood that such couplings can be made to the drain terminal.

FIGS. 11A-11F show switch circuit examples 220 having an SOI FET 120 configured to provide switching functionality between first and second nodes 144, 146. A gate terminal of the FET 120 is shown to be biased through a gate resistor Rg. The gate resistor Rg can be configured to float the gate. FIGS. 11A, 11C and 11E show configurations with a resistive-body connection (with a body resistor Rb, which can be configured to float the body); and FIGS. 11B, 11D and 11F show configurations with a diode-body connection (with a diode 226).

In each of the examples shown in FIGS. 11A-11F, either or both of gate and body terminals can be coupled with a source terminal by one or more coupling circuits having a capacitor 222 in series with a resistor 224. For the purpose of description of FIGS. 11A-11F, the coupling circuit is referred to as an RC circuit.

Such a coupling can allow discharge of interface charge from the coupled gate and/or body. Such discharge of interface charge can lead to improvement in IMD performance, especially for low-frequency blocker. For configurations where the RC circuit is coupled to the gate, high impedance can be presented to the low-frequency signal by the RC circuit, which prevents it from leaking in to the gate, or reduces its leakage into the gate. Similarly, for configurations where the RC circuit is coupled to the body, high impedance can be presented to the low-frequency signal by the RC circuit, which prevents it from leaking in to the body, or reduces its leakage into the body.

FIG. 11A shows a switch circuit 220 where an RC circuit having a capacitor 222 (capacitance C) in series with a resistor 224 (resistance R) couples a source terminal with a gate terminal of an SOI FET 120. In this example, both of the gate and body are floated by their respective resistors Rg and Rb.

FIG. 11B shows a switch circuit 220 where an RC circuit having a capacitor 222 (capacitance C) in series with a resistor 224 (resistance R) couples a source terminal with a gate terminal of an SOI FET 120. In this example, the gate is floated by a resistor Rg, and a diode-body connection is provided.

FIG. 11C shows a switch circuit 220 where an RC circuit having a capacitor 222 (capacitance C) in series with a resistor 224 (resistance R) couples a source terminal with a body terminal of an SOI FET 120. In this example, both of the gate and body are floated by their respective resistors Rg and Rb.

FIG. 11D shows a switch circuit 220 where an RC circuit having a capacitor 222 (capacitance C) in series with a resistor 224 (resistance R) couples a source terminal with a body terminal of an SOI FET 120. In this example, the gate is floated by a resistor Rg, and a diode-body connection is provided.

FIG. 11E shows a switch circuit 220 where an RC circuit having a capacitor 222 (capacitance C) in series with a resistor 224 (resistance R) couples a source terminal with a body terminal of an SOI FET 120. Another RC circuit having a capacitor 222′ (capacitance C′) in series with a resistor 224′ (resistance R′) couples a source terminal with a gate terminal of the FET 120. In this example, both of the gate and body are floated by their respective resistors Rg and Rb.

FIG. 11F shows a switch circuit 220 where an RC circuit having a capacitor 222 (capacitance C) in series with a resistor 224 (resistance R) couples a source terminal with a body terminal of an SOI FET 120. Another RC circuit having a capacitor 222′ (capacitance C′) in series with a resistor 224′ (resistance R′) couples a source terminal with a gate terminal of the FET 120. In this example, the gate is floated by a resistor Rg, and a diode-body connection is provided.

FIGS. 12A-12F show switch arms 230 having the switch circuits 220 described in reference to FIGS. 11A-11F. In each of the examples, N such switch circuits are shown to be connected in series to provide switching functionality between terminals 144, 146.

In some embodiments, gate bias voltages (Vg) for the plurality of FETs 120 can be substantially the same, and be provided by a common gate bias circuit. Such a common gate bias voltage Vg is shown to be provided to the gates via a gate resistor Rg. Similarly, body bias voltages (Vb) for the plurality of FETs 120 can be substantially the same, and be provided by a common body bias circuit for the examples having resistive-body connection.

In some embodiments, some or all of the gates of the FETs 120 can be biased separately. In some situations, such as when substantially equal voltage division across the FETs is desired, it can be advantageous to implement such separate biasing of gates. Similarly, in some embodiments, some or all of the bodies of the FETs 120 can be biased separately. In some situations, such as when substantially equal voltage division across the FETs is desired, it can be advantageous to implement such separate biasing of bodies.

In some implementations, and as described herein, the foregoing example configurations described in reference to FIGS. 11 and 12 can yield improvements in IMD performance, especially for low-frequency blocker.

Summary of Example 2

In a number of implementations, Example 2 relates to a radio-frequency (RF) switch that includes at least one field-effect transistor (FET) disposed between first and second nodes, with each of the at least one FET having a respective source, drain, gate, and body. The RF switch further includes a coupling circuit having at least one of first and second paths, with the first path being between the respective source or the drain and the corresponding gate of each FET, and the second path being between the respective source or the drain and the corresponding body of each FET. The coupling circuit is configured to allow discharge of interface charge from either or both of the coupled gate and body.

In some embodiments, the FET can be a silicon-on-insulator (SOI) FET. In some embodiments, the coupling circuit can include the first path but not the second path, with the coupling circuit including an RC circuit having a capacitor in series with a resistor to thereby allow the discharge from the gate. In some embodiments, the coupling circuit can include the second path but not the first path, with the coupling circuit including an RC circuit having a capacitor in series with a resistor to thereby allow the discharge from the body. In some embodiments, the coupling circuit can include both of the first and second paths, with the coupling circuit including first and second RC circuits. The first RC circuit can have a first capacitor in series with a first resistor to thereby allow the discharge from the gate. The second RC circuit can have a second capacitor in series with a second resistor to thereby allow the discharge from the body.

In some embodiments, each of the first and second paths can be connected to the drain. In some embodiments, the RF switch can further include a gate resistor connected to the gate and configured to float the gate. In some embodiments, the RF switch can further include a body resistor connected to the body and configured to float the body. In some embodiments, the RF switch can further include a diode-body connection between the body and the gate.

In some embodiments, the first node can get configured to receive an RF signal having a power value and the second node can be configured to output the RF signal when the FET is in an ON state. The at least one FET can include N FETs connected in series, with the quantity N being selected to allow the switch circuit to handle the power of the RF signal.

According to some implementations, Example 2 relates to a method for operating a radio-frequency (RF) switch. The method includes controlling at least one field-effect transistor (FET) disposed between first and second nodes. The method further includes discharging interface charge from at least one of a gate and a body of each FET by providing at least one of first and second paths, with the first path being between a source or a drain and the gate of each FET, and the second path being between the source or the drain and the body of each FET.

In accordance with a number of implementations, Example 2 relates to a semiconductor die that includes a semiconductor substrate and at least one field-effect transistor (FET) formed on the semiconductor substrate. The die further includes a coupling circuit having at least one of first and second paths, with the first path being between a source or a drain and a gate of each FET, and the second path being between the source or the drain and a body of each FET. The coupling circuit is configured to allow discharge of interface charge from either or both of the coupled gate and body.

In some embodiments, the coupling circuit can include at least one RC circuit having a capacitor in series with a resistor. In some embodiments, the die can further include an insulator layer disposed between the FET and the semiconductor substrate. The die can be a silicon-on-insulator (SOI) die.

In some implementations, Example 2 relates to a method for fabricating a semiconductor die. The method includes providing a semiconductor substrate and forming at least one field-effect transistor (FET) on the semiconductor substrate, with each of the at least one FETs having a respective gate, body, source, and drain. The method further includes forming a coupling circuit on the semiconductor substrate. The method further includes forming at least one of first and second paths with the coupling circuit, with the first path being between the respective source or the drain and the respective gate of each FET, and the second path being between the respective source or the drain and the respective body of each FET. The coupling circuit is configured to allow discharge of interface charge from either or both of the coupled gate and body.

In some embodiments, the method can further include forming an insulator layer between the FET and the semiconductor substrate.

According to a number of implementations, Example 2 relates to a radio-frequency (RF) switch module that includes a packaging substrate configured to receive a plurality of components. The module further includes a semiconductor die mounted on the packaging substrate, with the die having at least one field-effect transistor (FET). The module further includes a coupling circuit having at least one of first and second paths, with the first path being between a source or a drain and a gate of each FET, and the second path being between the source or the drain and a body of each FET. The coupling circuit is configured to allow discharge of interface charge from either or both of the coupled gate and body.

In some embodiments, the semiconductor die can be a silicon-on-insulator (SOI) die. In some embodiments, the coupling circuit can include at least one RC circuit having a capacitor in series with a resistor. In some embodiments, the RC circuit can be part of the same semiconductor die as the at least one FET. In some embodiments, at least some of the RC circuit can be part of a second die mounted on the packaging substrate. In some embodiments, at least some of the RC circuit can be disposed at a location outside of the semiconductor die.

In a number of implementations, Example 2 relates to a wireless device that includes a transceiver configured to process RF signals. The wireless device further includes an antenna in communication with the transceiver configured to facilitate transmission of an amplified RF signal. The wireless device further includes a power amplifier connected to the transceiver and configured to generate the amplified RF signal. The wireless device further includes a switch connected to the antenna and the power amplifier and configured to route the amplified RF signal to the antenna. The switch includes at least one field-effect transistor (FET). The switch further includes a coupling circuit having at least one of first and second paths, with the first path being between a source or a drain and a gate of each FET, and the second path being between the source or the drain and a body of each FET. The coupling circuit is configured to allow discharge of interface charge from either or both of the coupled gate and body.

In some embodiments, the coupling circuit can include at least one RC circuit having a capacitor in series with a resistor. In some embodiments, the wireless device can be configured to operate in an LTE communication system.

Description of Example 3

Intermodulation distortion (IMD) measures an unwanted signal added to a desired signal due to mixing products from other RF signals. Such an effect can be particularly dominant in a multi-mode, multi-band environment. IMD can the result from two or more signals mixing together to yield frequencies that are not harmonic frequencies.

System designers typically strive to reduce interference susceptibility through, for example, improved linearity. A given system's linearity can govern how much IMD will occur within it, which in turn can create interferences. Through improved linearity of the system building blocks, such as an RF switch, the overall susceptibility of a system to interference can be decreased.

Performance features such as a lower IMD in RF switches can be an important factor in wireless-device designs. For example, Long Term Evolution (LTE) systems can benefit significantly from RF switches having reduced IMDs. As a more specific example, system designs for simultaneous voice and data on LTE (SVLTE) can benefit significantly from RF switches having ultra-low levels of IMDs.

FIG. 13A shows a switch circuit example 340 having an SOI FET 120 configured to provide switching functionality between first and second nodes 144, 146. A gate of the FET 120 can be provided with a gate bias signal through a gate resistor (resistance Rg). A body of the FET 120 can be provided with a body bias signal through a body resistor (resistance Rb).

In some implementations, extra gate and/or body resistance(s) can be provided for the FET 120. In the example configuration 340, an extra gate resistor (resistance R1) is shown to be connected in series with the gate resistor Rg. In some embodiments, such an extra gate resistance can be introduced in a selected manner by, for example, a switch S1 (e.g., another FET). For example, opening of the switch S1 results in the extra resistor R1 being in series with Rg; and closing of S1 results in the extra resistor R1 being bypassed when the extra resistance is not required or desired (e.g., for improved switching time).

In the example configuration 340, an extra body resistor (resistance R2) is shown to be connected in series with the body resistor Rb. In some embodiments, such an extra body resistance can be introduced in a selected manner by, for example, a switch S2 (e.g., another FET). For example, opening of the switch S2 results in the extra resistor R2 being in series with Rb; and closing of S2 results in the extra resistor R2 being bypassed when the extra resistance is not required or desired (e.g., for improved switching time).

In some implementations, the extra resistances for the gate and the body can be turned ON or OFF together, or independently from each other. In some embodiments, only one of the extra resistances can be provided to the gate or the body. For example, FIG. 13B shows an example configuration 340 where an extra gate resistance is provided as described in reference to FIG. 13A, but the body is configured with a diode (D) body contact.

FIGS. 14A and 14B show switch arms 350 having the switch circuits described in reference to FIGS. 13A and 13B. In the example configuration 350 of FIG. 14A, N switch circuits having gate resistance Rg and body resistance Rb are connected in series to provide switching functionality between terminals 144, 146. A common extra resistance R1 is shown to be provided to the gates of the FETs 120; and such an extra resistance R1 can be switched ON and OFF by a common switch S1. A common extra resistance R2 is shown to be provided to the bodies of the FETs 120; and such an extra resistance R2 can be switched ON and OFF by a common switch S2. In some embodiments, such a switchable extra resistance can be provided separately to individual or some of the gates and/or bodies of the FETs in the switch arm 350.

In the example configuration 350 of FIG. 14B, N switch circuits having gate resistance Rg and diode body contact are connected in series to provide switching functionality between terminals 144, 146. A common extra resistance R1 is shown to be provided to the gates of the FETs 120; and such an extra resistance R1 can be switched ON and OFF by a common switch S1. In some embodiments, such a switchable extra resistance can be provided separately to individual or some of the gates and/or bodies of the FETs in the switch arm 350.

The number (N) of switch circuits in the switch arm 350 can be selected based on power handling requirement. For example, N can be increased to handle higher power.

In some embodiments, the extra resistor(s) (R1 and/or R2) and their respective switch(es) described in reference to FIGS. 17 and 18 can be implemented on the same die as the switch circuit(s) 340, off of the die, or any combination thereof.

In some embodiments, values of the extra resistance(s) (R1 and/or R2) can be selected to optimize or improve IMD performance with minimal or reduced impact on switching time of the switch circuits 340. Such a configuration can yield improved IMD performance, including improvement for low-frequency blockers. For example, the extra resistances (R1 and R2) can be selected to yield high impedances to low-frequency signals at the gate and body, thereby preventing or reducing such low-frequency signals from leaking into the gate and body.

In some implementations, and as described herein, the foregoing example configurations described in reference to FIGS. 17 and 18 can be relatively simpler and easier to implement, and can yield a number of improvements. For example, this technique can improve IMD performance of the RF switch, including IMD performance at low frequencies.

Summary of Example 3

According to a number of implementations, Example 3 relates to a radio-frequency (RF) switch that includes at least one field-effect transistor (FET) disposed between first and second nodes, with each of the at least one FET having a respective gate and body. The RF switch further includes an adjustable-resistance circuit connected to at least one of the respective gate and body of each FET.

In some embodiments, the FET can be a silicon-on-insulator (SOI) FET. In some embodiments, the adjustable-resistance circuit can include a first resistor in series with a parallel combination of a second resistor and a bypass switch. The bypass switch being closed can result in the second resistor being bypassed to yield a first resistance for the adjustable-resistance, and the bypass switch being open can result in a second resistance that is greater than the first resistance by approximately the value of the second resistor. The first resistor can include a bias resistor. The second resistance can be selected to improve intermodulation distortion (IMD) performance, and the first resistance can be selected to yield a reduced impact on switching time of the FET.

In some embodiments, the adjustable-resistance circuit can be connected to the gate. In some embodiments, the RF switch can further include a second adjustable-resistance circuit connected to the body. In some embodiments, the RF switch can further include a diode body contact connected to the body.

In some embodiments, the adjustable-resistance circuit can be connected to the body but not the gate. In some embodiments, the first node can be configured to receive an RF signal having a power value and the second node is configured to output the RF signal when the FET is in an ON state. The at least one FET can include N FETs connected in series, with the quantity N being selected to allow the switch circuit to handle the power of the RF signal.

In some implementations, Example 3 relates to a method for operating a radio-frequency (RF) switch. The method includes controlling at least one field-effect transistor (FET) disposed between first and second nodes so that each FET is in an ON state or an OFF state. The method further includes adjusting a resistance of a circuit connected to at least one of gate and body of each FET.

In some embodiments, the adjusting can include bypassing one of first and second resistors that are connected in series.

In accordance with a number of implementations, Example 3 relates to a semiconductor die that includes a semiconductor substrate and at least one field-effect transistor (FET) formed on the semiconductor substrate. The die further includes an adjustable-resistance circuit connected to at least one of gate and body of each FET.

In some embodiments, the die can further include an insulator layer disposed between the FET and the semiconductor substrate. The die can be a silicon-on-insulator (SOI) die.

In a number of implementations, Example 3 relates to a method for fabricating a semiconductor die. The method includes providing a semiconductor substrate and forming at least one field-effect transistor (FET) on the semiconductor substrate, with each of the at least one FET having a respective gate and body. The method further includes forming an adjustable-resistance circuit on the semiconductor substrate. The method further includes connecting the adjustable-resistance circuit to at least one of the gate and the body of each FET.

In some embodiments, the method can further include forming an insulator layer between the FET and the semiconductor substrate.

According to some implementations, Example 3 relates to a radio-frequency (RF) switch module that includes a packaging substrate configured to receive a plurality of components. The module further includes a semiconductor die mounted on the packaging substrate, with the die having at least one field-effect transistor (FET). The module further includes an adjustable-resistance circuit connected to at least one of gate and body of each FET.

In some embodiments, the semiconductor die can be a silicon-on-insulator (SOI) die. In some embodiments, the adjustable-resistance circuit can be part of the same semiconductor die as the at least one FET. In some embodiments, the adjustable-resistance circuit can be part of a second die mounted on the packaging substrate. In some embodiments, the adjustable-resistance circuit can be disposed at a location outside of the semiconductor die.

In some implementations, Example 3 relates to a wireless device that includes a transceiver configured to process RF signals. The wireless device further includes an antenna in communication with the transceiver configured to facilitate transmission of an amplified RF signal. The wireless device further includes a power amplifier connected to the transceiver and configured to generate the amplified RF signal. The wireless device further includes a switch connected to the antenna and the power amplifier and configured to selectively route the amplified RF signal to the antenna. The switch includes at least one field-effect transistor (FET). The switch further includes an adjustable-resistance circuit connected to at least one of gate and body of each FET.

Description of Example 4

Intermodulation distortion (IMD) measures an unwanted signal added to a desired signal due to mixing products from other RF signals. Such an effect can be particularly dominant in a multi-mode, multi-band environment. IMD can the result from two or more signals mixing together to yield frequencies that are not harmonic frequencies.

System designers typically strive to reduce interference susceptibility through, for example, improved linearity. A given system's linearity can govern how much IMD will occur within it, which in turn can create interferences. Through improved linearity of the system building blocks, such as an RF switch, the overall susceptibility of a system to interference can be decreased.

Performance features such as a lower IMD in RF switches can be an important factor in wireless-device designs. For example, Long Term Evolution (LTE) systems can benefit significantly from RF switches having reduced IMDs. As a more specific example, system designs for simultaneous voice and data on LTE (SVLTE) can benefit significantly from RF switches having ultra-low levels of IMDs.

FIG. 15 shows a switching configuration 250 in an example context of a single-pole-dual-throw (SPDT) application. The single pole is shown to be connected to an antenna 252. One of the two throws is shown to be coupled to a receive (Rx) port via a switch circuit S. The Rx port can be coupled to a ground via a shunt switch circuit.

Similarly, the other throw is shown to be coupled to a transmit (Tx) port via a switch circuit S. The Tx port can be coupled to the ground via a shunt switch circuit.

In some embodiments, each of the switch circuits (“S” and “Shunt”) can include one or more FETs such as SOI FETs. A single FET is sometimes referred to herein with a reference numeral 120 or 122, and a stack of such FETs is sometimes referred to herein with a reference numeral 140 or 142. In some embodiments, the “S” and “Shunt” switches can include one or more features described herein to provide various advantageous functionalities.

The switching configuration of FIG. 15 is shown to include capacitors to inhibit a low-frequency blocker from mixing with a fundamental frequency. For example, a capacitor C1 is provided between the antenna node and the switch arm S of the Tx throw. Similarly, a capacitor C2 is provided between the antenna node and the switch arm S of the Rx throw. For the shunt arms, a capacitor C3 is provided between the Tx node and its shunt switch arm. Similarly, a capacitor C4 is provided between the Rx node and its shunt switch arm. In some embodiments, a shunt arm may or may not be provided for the Rx node. With the foregoing capacitors, a low-frequency jammer signal can be blocked or reduced from mixing with any ON or OFF paths. This can lead to improvement in IMD performance, especially for low-frequency blocker signals.

FIG. 16 shows an example operating configuration where some of the foregoing capacitors can provide desirable switching functionalities. In the example, the switching configuration is in a transmit mode. Accordingly, the transmit switch arm is ON (closed), and the receive switch arm is OFF (open). The shunt arm for the Tx node is OFF (open).

In some embodiments, capacitors C1-C4 described in reference to FIGS. 15 and 16 can be implemented on the same die as their respective switch circuits, off of the die, or any combination thereof.

In some implementations, and as described herein, the foregoing example configurations described in reference to FIGS. 15 and 16 can be relatively simpler and easier to implement, and can yield a number of improvements. For example, this technique can provide improved IMD performance by preventing a low-frequency blocker signal from mixing with a fundamental frequency signal.

Summary of Example 4

In some implementations, Example 4 relates to a radio-frequency (RF) switch system that includes a switch having a stack of field-effect transistors (FETs) connected in series between first and second nodes. The system further includes a capacitor connected in series with the switch and configured to inhibit a low-frequency blocker signal from mixing with a fundamental-frequency signal in the switch.

In some embodiments, the FETs can be silicon-on-insulator (SOI) FETs. In some embodiments, the first node can be an antenna node. The capacitor can be disposed between the switch and the antenna node. The switch can be part of a transmit path such that the second node of the switch is an input node for an amplified RF signal. The switch can be part of a receive path such that the second node of the switch is an output node for an RF signal received from the antenna.

According to some implementations, Example 4 relates to a semiconductor die having a semiconductor substrate and a switch formed on the semiconductor substrate and having a stack of field-effect transistors (FETs) connected in series. The die further includes a capacitor formed on the semiconductor substrate and connected in series with the switch. The capacitor is configured to inhibit a low-frequency blocker signal from mixing with a fundamental-frequency signal in the switch.

In some embodiments, the die can further include an insulator layer disposed between the FETs and the semiconductor substrate. The die can be a silicon-on-insulator (SOI) die.

In a number of implementations, Example 4 relates to a method for fabricating a semiconductor die. The method includes providing a semiconductor substrate and forming a stack of field-effect transistors (FETs) on the semiconductor substrate so as to be connected in series. The method further includes forming a capacitor on the semiconductor substrate so as to be connected in series with an end of the stack. The capacitor is configured to inhibit a low-frequency blocker signal from mixing with a fundamental-frequency signal in the stack.

In some embodiments, the method can further include forming an insulator layer between the FETs and the semiconductor substrate.

In accordance with some implementations, Example 4 relates to a radio-frequency (RF) switch module that includes a packaging substrate configured to receive a plurality of components. The module further includes a semiconductor die mounted on the packaging substrate. The die includes a switch having a stack of field-effect transistors (FETs) connected in series. The module further includes a capacitor connected in series with the switch. The capacitor is configured to inhibit a low-frequency blocker signal from mixing with a fundamental-frequency signal in the switch.

In some embodiments, the semiconductor die can be a silicon-on-insulator (SOI) die. In some embodiments, the capacitor can be part of the same semiconductor die as the FETs. In some embodiments, the capacitor can be part of a second die mounted on the packaging substrate. In some embodiments, the capacitor circuit can be disposed at a location outside of the semiconductor die.

In a number of implementations, Example 4 relates to a wireless device that includes a transceiver configured to process RF signals. The wireless device further includes an antenna in communication with the transceiver. The wireless device further includes a switch module interconnected to the antenna and the transceiver and configured to selectively route RF signals to and from the antenna. The switch module includes a switch having a stack of field-effect transistors (FETs) connected in series. The switch module further includes a capacitor connected in series with the switch. The capacitor is configured to inhibit a low-frequency blocker signal from mixing with a fundamental-frequency signal in the switch.

Examples of Implementations in Products:

Various examples of FET-based switch circuits and bias/coupling configurations described herein can be implemented in a number of different ways and at different product levels. Some of such product implementations are described by way of examples.

Semiconductor Die Implementation

FIGS. 17A-17D schematically show non-limiting examples of such implementations on one or more semiconductor die. FIG. 17A shows that in some embodiments, a switch circuit 120 and a bias/coupling circuit 150 having one or more features as described herein can be implemented on a die 800. FIG. 17B shows that in some embodiments, at least some of the bias/coupling circuit 150 can be implemented outside of the die 800 of FIG. 17A.

FIG. 17C shows that in some embodiments, a switch circuit 120 having one or more features as described herein can be implemented on a first die 800a, and a bias/coupling circuit 150 having one or more features as described herein can be implemented on a second die 800b. FIG. 17D shows that in some embodiments, at least some of the bias/coupling circuit 150 can be implemented outside of the first die 800a of FIG. 17C.

Packaged Module Implementation

In some embodiments, one or more die having one or more features described herein can be implemented in a packaged module. An example of such a module is shown in FIGS. 18A (plan view) and 18B (side view). Although described in the context of both of the switch circuit and the bias/coupling circuit being on the same die (e.g., example configuration of FIG. 18A), it will be understood that packaged modules can be based on other configurations.

A module 810 is shown to include a packaging substrate 812. Such a packaging substrate can be configured to receive a plurality of components, and can include, for example, a laminate substrate. The components mounted on the packaging substrate 812 can include one or more dies. In the example shown, a die 800 having a switching circuit 120 and a bias/coupling circuit 150 is shown to be mounted on the packaging substrate 812. The die 800 can be electrically connected to other parts of the module (and with each other where more than one die is utilized) through connections such as connection-wirebonds 816. Such connection-wirebonds can be formed between contact pads 818 formed on the die 800 and contact pads 814 formed on the packaging substrate 812. In some embodiments, one or more surface mounted devices (SMDs) 822 can be mounted on the packaging substrate 812 to facilitate various functionalities of the module 810.

In some embodiments, the packaging substrate 812 can include electrical connection paths for interconnecting the various components with each other and/or with contact pads for external connections. For example, a connection path 832 is depicted as interconnecting the example SMD 822 and the die 800. In another example, a connection path 832 is depicted as interconnecting the SMD 822 with an external-connection contact pad 834. In yet another example a connection path 832 is depicted as interconnecting the die 800 with ground-connection contact pads 836.

In some embodiments, a space above the packaging substrate 812 and the various components mounted thereon can be filled with an overmold structure 830. Such an overmold structure can provide a number of desirable functionalities, including protection for the components and wirebonds from external elements, and easier handling of the packaged module 810.

FIG. 19 shows a schematic diagram of an example switching configuration that can be implemented in the module 810 described in reference to FIGS. 18A and 18B. In the example, the switch circuit 120 is depicted as being an SP9T switch, with the pole being connectable to an antenna and the throws being connectable to various Rx and Tx paths. Such a configuration can facilitate, for example, multi-mode multi-band operations in wireless devices.

The module 810 can further include an interface for receiving power (e.g., supply voltage VDD) and control signals to facilitate operation of the switch circuit 120 and/or the bias/coupling circuit 150. In some implementations, supply voltage and control signals can be applied to the switch circuit 120 via the bias/coupling circuit 150.

Wireless Device Implementation

In some implementations, a device and/or a circuit having one or more features described herein can be included in an RF device such as a wireless device. Such a device and/or a circuit can be implemented directly in the wireless device, in a modular form as described herein, or in some combination thereof. In some embodiments, such a wireless device can include, for example, a cellular phone, a smart-phone, a hand-held wireless device with or without phone functionality, a wireless tablet, etc.

FIG. 20 schematically depicts an example wireless device 900 having one or more advantageous features described herein. In the context of various switches and various biasing/coupling configurations as described herein, a switch 120 and a bias/coupling circuit 150 can be part of a module 810. In some embodiments, such a switch module can facilitate, for example, multi-band multip-mode operation of the wireless device 900.

In the example wireless device 900, a power amplifier (PA) module 916 having a plurality of PAs can provide an amplified RF signal to the switch 120 (via a duplexer 920), and the switch 120 can route the amplified RF signal to an antenna. The PA module 916 can receive an unamplified RF signal from a transceiver 914 that can be configured and operated in known manners. The transceiver can also be configured to process received signals. The transceiver 914 is shown to interact with a baseband sub-system 910 that is configured to provide conversion between data and/or voice signals suitable for a user and RF signals suitable for the transceiver 914. The transceiver 914 is also shown to be connected to a power management component 906 that is configured to manage power for the operation of the wireless device 900. Such a power management component can also control operations of the baseband sub-system 910 and the module 810.

The baseband sub-system 910 is shown to be connected to a user interface 902 to facilitate various input and output of voice and/or data provided to and received from the user. The baseband sub-system 910 can also be connected to a memory 904 that is configured to store data and/or instructions to facilitate the operation of the wireless device, and/or to provide storage of information for the user.

In some embodiments, the duplexer 920 can allow transmit and receive operations to be performed simultaneously using a common antenna (e.g., 924). In FIG. 20, received signals are shown to be routed to “Rx” paths (not shown) that can include, for example, a low-noise amplifier (LNA).

A number of other wireless device configurations can utilize one or more features described herein. For example, a wireless device does not need to be a multi-band device. In another example, a wireless device can include additional antennas such as diversity antenna, and additional connectivity features such as Wi-Fi, Bluetooth, and GPS.

Combination of Features from Different Examples:

In some implementations, various features from different Examples described herein can be combined to yield one or more desirable configurations. FIG. 21 schematically depicts a combination configuration 1000 where a first feature (i,x) is shown to be combined with second feature (j,y). The indices “i” and “j” are for Example numbers among N Examples, with i=1, 2, . . . , N−1, N, and j=1, 2, . . . , N−1, N. In some implementations, i≠j for the first and second features of the combination configuration 1000. The index “x” can represent an individual feature associated with the i-th Example. The index “x” can also represent a combination of features associated with the i-th Example. Similarly, the index “y” can represent an individual feature associated with the j-th Example. The index “y” can also represent a combination of features associated with the j-th Example. As described herein, the value of N can be 12.

Although described in the context of combining features from two different Examples, it will be understood that features from more than two Examples can also be combined. For example, features from three, four, five, etc. Examples can be combined to yield a combination configuration.

General Comments:

Unless the context clearly requires otherwise, throughout the description and the claims, the words “comprise,” “comprising,” and the like are to be construed in an inclusive sense, as opposed to an exclusive or exhaustive sense; that is to say, in the sense of “including, but not limited to.” The word “coupled”, as generally used herein, refers to two or more elements that may be either directly connected, or connected by way of one or more intermediate elements. Additionally, the words “herein,” “above,” “below,” and words of similar import, when used in this application, shall refer to this application as a whole and not to any particular portions of this application. Where the context permits, words in the above Detailed Description using the singular or plural number may also include the plural or singular number respectively. The word “or” in reference to a list of two or more items, that word covers all of the following interpretations of the word: any of the items in the list, all of the items in the list, and any combination of the items in the list.

The above detailed description of embodiments of the invention is not intended to be exhaustive or to limit the invention to the precise form disclosed above. While specific embodiments of, and examples for, the invention are described above for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize. For example, while processes or blocks are presented in a given order, alternative embodiments may perform routines having steps, or employ systems having blocks, in a different order, and some processes or blocks may be deleted, moved, added, subdivided, combined, and/or modified. Each of these processes or blocks may be implemented in a variety of different ways. Also, while processes or blocks are at times shown as being performed in series, these processes or blocks may instead be performed in parallel, or may be performed at different times.

The teachings of the invention provided herein can be applied to other systems, not necessarily the system described above. The elements and acts of the various embodiments described above can be combined to provide further embodiments.

While certain embodiments of the inventions have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the disclosure. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the disclosure. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the disclosure.

Claims

1. A radio-frequency switch comprising:

a field-effect transistor disposed between a first node and a second node, the field-effect transistor having a source, a drain, a gate, and a body; and
a coupling circuit including a first path and a second path, the first path being connected between the gate and one of the source or the drain via a first resistor connected to the gate in series with a first capacitor, the second path being connected between the body and the one of the source or the drain via a second resistor connected to the body in series with a second capacitor, the coupling circuit configured to allow discharge of interface charge from either or both of the gate and body.

2. The switch of claim 1 wherein the field-effect transistor is a silicon-on-insulator field-effect transistor.

3. The switch of claim 1 wherein the coupling circuit includes a third path connected between the body and the gate, the third path including a diode.

4. The switch of claim 1 wherein each of the first and second paths is connected to the drain.

5. The switch of claim 1 further comprising a gate resistor connected to the gate and configured to float the gate.

6. The switch of claim 1 further comprising a body resistor connected to the body and configured to float the body.

7. The switch of claim 1 wherein the first node is configured to receive a radio-frequency signal having a power value and the second node is configured to output the radio-frequency signal when the field-effect transistor is in an ON state.

8. The switch of claim 7 further comprising N additional field-effect transistors connected in series with the field-effect transistor, the quantity N selected to allow the switch circuit to handle the power value of the radio-frequency signal.

9. A method for fabricating a semiconductor die, the method comprising:

providing a semiconductor substrate;
forming a field-effect transistor on the semiconductor substrate, the field-effect transistor having a source, a drain, a gate, and a body; and
forming a coupling circuit on the semiconductor substrate including first and second paths, the first path being connected between the gate and one of the source or the drain via a first resistor connected to the gate in series with a first capacitor, the second path being connected between the body and the one of the source or the drain via a second resistor connected to the body in series with a second capacitor, the coupling circuit configured to allow discharge of interface charge from either or both of the gate and body.

10. The method of claim 9 further comprising forming an insulator layer between the field-effect transistor and the semiconductor substrate.

11. The method of claim 9 wherein the coupling circuit includes a third path connected between the body and the gate, the third path including a diode.

12. The method of claim 9 wherein each of the first and second paths is connected to the drain.

13. The method of claim 9 further comprising connecting a gate resistor to the gate to float the gate.

14. The method of claim 9 further comprising connecting a body resistor to the body to float the body.

15. A radio-frequency switch module comprising:

a packaging substrate configured to receive a plurality of components;
a semiconductor die mounted on the packaging substrate, the die including a field-effect transistor; and
a coupling circuit including first and second paths, the first path being connected between a gate of the field-effect transistor and one of a source or a drain of the field-effect transistor via a first resistor connected to the gate in series with a first capacitor, the second path being connected between a body of the field-effect transistor and the one of the source or the drain of the field-effect transistor via a second resistor connected to the body in series with a second capacitor, the coupling circuit configured to allow discharge of interface charge from either or both of the gate and body.

16. The switch module of claim 15 wherein the semiconductor die is a silicon-on-insulator die.

17. The switch module of claim 15 wherein the coupling circuit includes a third path connected between the body and the gate, the third path including a diode.

18. The switch module of claim 15 wherein the first and second paths are part of the same semiconductor die as the field-effect transistor.

19. The switch module of claim 15 wherein at least some of the first or second paths is part of a second die mounted on the packaging substrate.

20. The switch module of claim 15 wherein at least some of the first or second paths is disposed at a location outside of the semiconductor die.

Referenced Cited
U.S. Patent Documents
2980902 April 1961 Tasker
4255756 March 10, 1981 Shimotori et al.
4999585 March 12, 1991 Burt et al.
5382826 January 17, 1995 Mojaradi et al.
5448198 September 5, 1995 Toyoshima et al.
5644266 July 1, 1997 Chen et al.
5748016 May 5, 1998 Kurosawa
5753955 May 19, 1998 Fechner
5969564 October 19, 1999 Komatsu et al.
6281737 August 28, 2001 Kuang
6989706 January 24, 2006 Sekigawa et al.
7095266 August 22, 2006 Miske
7236044 June 26, 2007 Talwalkar et al.
7265604 September 4, 2007 Yasuda
7385436 June 10, 2008 Itoh et al.
7619462 November 17, 2009 Kelly et al.
7659765 February 9, 2010 Ito
7659770 February 9, 2010 Teraguchi et al.
7683433 March 23, 2010 Kapoor et al.
7848712 December 7, 2010 Fu et al.
7885614 February 8, 2011 Jedeloo
7890063 February 15, 2011 Ahn et al.
7898297 March 1, 2011 Kapoor et al.
7910993 March 22, 2011 Brindle
7928794 April 19, 2011 Balboni
8054143 November 8, 2011 Takahashi
8129787 March 6, 2012 Brindle et al.
8441304 May 14, 2013 Kinoshita et al.
8461903 June 11, 2013 Granger-Jones
8514008 August 20, 2013 Yan et al.
8559907 October 15, 2013 Burgener
8670729 March 11, 2014 Behzad
8723260 May 13, 2014 Carroll et al.
8779840 July 15, 2014 Sugiura et al.
8908751 December 9, 2014 Camuffo
8922268 December 30, 2014 Madan et al.
9059702 June 16, 2015 Cebi et al.
9148194 September 29, 2015 Madan et al.
9160328 October 13, 2015 Altunkilic et al.
9294083 March 22, 2016 Cebi et al.
9450579 September 20, 2016 Madan et al.
9590614 March 7, 2017 Cebi et al.
9595951 March 14, 2017 Sprinkle et al.
9628075 April 18, 2017 Cebi et al.
20050078546 April 14, 2005 Hirano
20050195037 September 8, 2005 Dupuis et al.
20050239415 October 27, 2005 Sagae et al.
20060012407 January 19, 2006 Bechman et al.
20060199563 September 7, 2006 Kelly et al.
20070018247 January 25, 2007 Brindle
20080258799 October 23, 2008 Teraguchi
20080272824 November 6, 2008 Fu et al.
20090181630 July 16, 2009 Seshita et al.
20100060377 March 11, 2010 Takahashi
20110012669 January 20, 2011 Stuber et al.
20110025403 February 3, 2011 Cassia
20110148501 June 23, 2011 Granger-Jones et al.
20110169550 July 14, 2011 Brindle et al.
20110254612 October 20, 2011 Kinoshita
20110260773 October 27, 2011 Granger-Jones et al.
20120146722 June 14, 2012 Scott et al.
20130009725 January 10, 2013 Heaney et al.
20140002171 January 2, 2014 Nohra
20140009203 January 9, 2014 Cebi et al.
20140009208 January 9, 2014 Smith
20140009214 January 9, 2014 Altunkilic et al.
Foreign Patent Documents
101958703 January 2011 CN
102107848 June 2011 CN
2005515657 May 2005 JP
2008011120 January 2008 JP
2008017416 January 2008 JP
2008270964 November 2008 JP
2011045442 April 2011 WO
Other references
  • Search Report for European Appl. No. 13817490.9 dated Feb. 3, 2016.
  • International Search Report and Written Opinion for PCT/US2013/049500 dated Dec. 23, 2013.
Patent History
Patent number: 10147724
Type: Grant
Filed: Mar 16, 2017
Date of Patent: Dec 4, 2018
Patent Publication Number: 20170187375
Assignee: Skyworks Solutions, Inc. (Woburn, MA)
Inventors: Anuj Madan (Cambridge, MA), Fikret Altunkilic (North Andover, MA), Guillaume Alexandre Blin (Carlisle, MA), Haki Cebi (Allston, MA)
Primary Examiner: Thomas Skibinski
Application Number: 15/460,675
Classifications
Current U.S. Class: Single Crystal Semiconductor Layer On Insulating Substrate (soi) (257/347)
International Classification: H03K 3/01 (20060101); H01L 27/092 (20060101); H01L 23/66 (20060101); H01L 27/12 (20060101); H03K 17/693 (20060101); H03K 17/10 (20060101);