INTERNALLY BALLASTED SILICON GERMANIUM TRANSISTOR

Abstract

A bipolar transistor is disclosed. The bipolar transistor comprises: a silicon substrate; a collector formed in the semiconductor substrate; a base formed over the collector, the base having an intrinsic base region and an extrinsic base region, the intrinsic base region forming an internal resistor; an emitter formed over the intrinsic base region; and a dielectric layer formed between the extrinsic base region and the collector, the extrinsic base region, the dielectric layer and the collector forming an internal capacitor. The base of the transistor may be silicon-germanium.

Description

FIELD OF THE INVENTION

[0001] The present invention relates to the field of bipolar transistors; more specifically, it relates to an internally ballasted silicon germanium bipolar transistor and the method of fabricating an internally ballasted silicon germanium bipolar transistor.

BACKGROUND OF THE INVENTION

[0002] Integrated circuits routinely include on-die circuits for electrostatic discharge (ESD). ESD phenomenon causes a high voltage and/or current to be impressed across the terminals of a device. Both voltage and current spikes may occur. These spikes, usually of very short duration, can break down the isolation or diffusions in various portions of individual semiconductor devices, thus rending the entire device completely or partially inoperable.

[0003] There are three models in use to describe ESD, the human body model, the 400-volt machine model and the charge device model. In the human body model a 4 KV pulse is assumed with a maximum current of 2.6 amperes with a 150 ns event time. In the 400-volt machine model, a maximum of 7 amperes is assumed with a 10 ns event time. In the charge device model, voltages as high as one KV and currents of 9 to 10 amperes with 0.25 ns event times are assumed. In general, ESD events occur at frequencies lower than five GHz.

[0004] Capacitive loading becomes a major concern for chips running at high frequencies, i.e. greater than one GHz, as the capacitive loading of conventional ESD devices has an adverse effect on device performance. The total capacitance looking into a device is given by:

CTOT=CCKT+CESD

[0005] Wherein:

[0006] CTOT=the capacitance looking into the die from an I/O pad;

[0007] CCKT=capacitance of the circuit being protected; and

[0008] CESD=ESD device capacitance.

[0009] High-frequency circuits are designed with low capacitance, CCKT, but ESD circuits and devices have relatively high capacitance's. CTOT can become driven by CESD and the chip fails to perform. One problem in fabricating low capacitance high frequency ESD devices and circuits is the maximum value of capacitance that can be tolerated. For example, at 1 GHz a capacitance of 1 pF is acceptable, but at 10 GHz, the capacitance must be in the order of 0.1 pF, which is difficult to achieve, and for 100 GHz the capacitance would need to be around 0.01 pF, very difficult (if even possible) to achieve with conventional ESD protection circuits.

[0010] A major use of silicon-germanium (SiGe) is in high-frequency circuits. SiGe bipolar transistors comprise a base comprised of a SiGe polysilicon region surrounding a SiGe epitaxial silicon region, the base region being located between a collector structure (normally a N+ pedestal integral to and raised above a subcollector) and an N+ polysilicon emitter. It would be particularly desirable to be able to fabricate ESD resistant SiGe devices for use in either high-frequency ESD protect circuits or for high-frequency driver/receiver (D/R) circuits.

SUMMARY OF THE INVENTION

[0011] A first aspect of the present invention is a bipolar transistor, comprising: a silicon substrate; a collector formed in the semiconductor substrate; a base formed over the collector, the base having an intrinsic base region and an extrinsic base region, the intrinsic base region forming an internal resistor; an emitter formed over the intrinsic base region; and a dielectric layer formed between the extrinsic base region and the collector, the extrinsic base region, the dielectric layer and the collector forming an internal capacitor.

[0012] A second aspect of the present invention is a bipolar transistor, comprising: a silicon substrate; a collector formed in the semiconductor substrate; a base formed over the collector, the base having an intrinsic base region and an extrinsic base region, the intrinsic base region forming an internal resistor between the base and a base contact; an emitter formed over the intrinsic base region; and a dielectric layer formed between the extrinsic base region and the collector, the extrinsic base region, the dielectric layer and the collector forming an internal capacitor between the base and a collector contact.

[0013] A third aspect of the present invention is a bipolar transistor, comprising: a silicon substrate; a sub-collector formed in the silicon substrate between a lower portion and an upper portion of the silicon substrate; a collector formed in the upper portion of the silicon substrate and over a portion of the subcollector, the collector contacting the subcollector and extending to a top surface of the silicon substrate; a base formed over the sub-collector, the base having an intrinsic base region and an extrinsic base region, the intrinsic base region forming an internal resistor; an emitter formed over the intrinsic base region; and a dielectric layer formed between the extrinsic base region and the upper portion of the silicon substrate, the extrinsic base region, the dielectric layer and the upper portion of the silicon substrate forming an internal capacitor.

[0014] A fourth aspect of the present invention is a method of fabricating a bipolar transistor, comprising: providing a silicon substrate; forming a sub-collector in the silicon substrate between a lower portion and an upper portion of the silicon substrate; forming a collector in the upper portion of the silicon substrate and over a portion of the subcollector, the collector contacting the subcollector and extending to a top surface of the silicon substrate; forming a first dielectric layer on a top surface of the silicon substrate; forming a base layer on top of the first dielectric layer and forming an opening in the first dielectric layer, the opening aligned over the collector; the base layer having an intrinsic base region aligned over the collector and a surrounding extrinsic base region; the intrinsic base region forming an internal resistor between the extrinsic base region and the upper portion of the silicon substrate and the extrinsic base region, the first dielectric layer and the upper portion of the silicon substrate forming an internal capacitor; forming a second dielectric layer; and forming an emitter layer on top of second dielectric layer and in an opening formed in the second dielectric layer, the opening aligned over the intrinsic base region.

BRIEF DESCRIPTION OF DRAWINGS

[0015] The features of the invention are set forth in the appended claims. The invention itself, however, will be best understood by reference to the following detailed description of an illustrative embodiment when read in conjunction with the accompanying drawings, wherein:

[0016] FIGS. 1 through 17 show partial cross-sectional views of the fabrication of a silicon-germanium bipolar transistor according to the present invention;

[0017] FIG. 18 is a partial cross-sectional view pointing out the internal ballast of the silicon-germanium bipolar transistor of the present invention;

[0018] FIG. 19 is a schematic circuit diagram of the silicon-germanium bipolar transistor of the present invention;

[0019] FIG. 20 is an exemplary ESD protect circuit using the silicon-germanium bipolar transistor of the present invention; and

[0020] FIG. 21 is partial a cross-sectional view showing alternative features of the silicon-germanium bipolar transistor according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

[0021] FIGS. 1 through 17 are partial cross-sectional views of the fabrication of a silicon-germanium bipolar transistor according to the present invention. In FIG. 1, a subcollector 100 is formed in a silicon substrate 105 by an ion implantation process. In one example substrate 105 is doped P type with boron to a concentration of about 1.0×1014 to 1.0×1017 atm/cm3 and collector 100 is formed by implantation of arsenic at a dose of 1.5×1015 to 1.5×1017 atm/cm2 at an implant energy of about 20 to 60 Kev using a photoresist mask.

[0022] In FIG. 2, an epitaxial silicon layer 110 is grown on top of silicon substrate 105 and subcollector 100. Subcollector 100 out diffusions into epitaxial silicon layer. In one example, epitaxial silicon layer 110 is doped with arsenic to less than about 3×1015 atm/cm2 and is 600 to 1000 nm in thickness.

[0023] In FIG. 3, a deep trench isolation 115 is formed from a top surface 120 of epitaxial silicon layer 110 into silicon substrate 105. Deep trench isolation 115 abuts subcollector 100 and extends deeper into silicon substrate 105 then does the subcollector. Deep trench isolation 115 may be formed by a masking process, followed by a reactive ion etch (RIE) silicon etch to form trenches, followed by a oxide deposition to fill the trenches, followed by a chemical-mechanical-polish (CMP) step to planarize the deposited oxide back to top surface 120.

[0024] In FIG. 4, shallow trenches 125 are formed in epitaxial silicon layer 110 and in FIG. 5, an oxide layer 130 is deposited on top surface 120 of epitaxial layer 110 and in shallow trenches 125, completely filling the trenches.

[0025] In FIG. 6, an opening 135 is made in oxide layer 130 by conventional lithographic and etching processes and a collector reach-through 140 is formed. Collector reach-through 140 reaches-through silicon epitaxial layer 110 to contact subcollector 100. In one example, collector reach-through 140 is formed by ion implantation of antimony at a dose of 1.2×1013 to 1.2×1015 atm/cm2 at an implant energy of about 100 to 300 Kev followed by a phosphorus implant at a dose of 4×1014 to 4×1016 atm/cm2 at an implant energy of about 35 to 105 Kev using oxide layer 130 and photoresist as a mask.

[0026] In FIG. 7, an opening 145 is made in oxide layer 130 by conventional lithographic and etching processes and a pedestal 150 is formed. Pedestal 150 contacts subcollector 100 and extends into silicon epitaxial layer 110. In one example, pedestal 145 is formed by a first ion implantation of phosphorus at a dose of 4×102 to 4×1014 atm/cm2 at an implant energy of about 110 to 330 Kev followed by a second phosphorus implant at a dose of 2×1012 to 2×1014 atm/cm2 at an implant energy of about 30 to 90 Kev using oxide layer 130 and photoresist as a mask.

[0027] In FIG. 8, oxide layer 130 is planarized back to top surface 120 of silicon epitaxial layer 110 in a CMP step to form a shallow trench isolation (STI) 155. In FIG. 9, a dielectric layer 160 is deposited on top surface 120 of silicon epitaxial layer 110. In one example, dielectric layer 130 is tetraethoxysilane (TEOS) oxide formed by low-pressure chemical vapor deposition (LPCVD) or by plasma enhanced chemical vapor deposition (PECVD) as is about 200 to 400 Å in thickness. In another example, dielectric layer 160 is formed from silicon nitride by a LPCVD or PECVD process and is about 50 to 200 Å in thickness. Dielectric layer 160 may also be formed from a combination of silicon oxide and silicon nitride films. The thickness of dielectric layer 160 is important to control, as it will be one of the factors determining the capacitance of the silicon germanium transistor of the present invention.

[0028] In FIG. 10, an opening 165 is formed in oxide layer 160 by conventional lithographic and etching processes and a collector 170 is formed in silicon epitaxial layer 110. Collector 170 extends from top surface 120 of silicon epitaxial layer 110 to pedestal 150. In one example, collector 170 is formed by ion implantation of phosphorus at a dose of 1×1012 to 1×1014 atm/cm2 at an implant energy of about 80 to 240 Kev using oxide layer 160 and photoresist as a mask.

[0029] In FIG. 11, a SiGe layer 175 is grown on top of dielectric layer 160. In one example, SiGe layer 175 comprises about 10 to 25% germanium, about 0 to 5% carbon and about 85% or less silicon. Over collector 170, SiGe layer 175 forms an epitaxial SiGe intrinsic base region 180A and over dielectric layer 160, the SiGe layer forms a polysilicon SiGe extrinsic base region 180B.

[0030] In FIG. 12, a dielectric layer 185 is deposited top of SiGe layer 175. In one example, dielectric layer 185 is tetraethoxysilane (TEOS) oxide formed by low-pressure chemical vapor deposition (LPCVD) or by plasma enhanced chemical vapor deposition (PECVD) as is about 200 to 400 Å in thickness. In another example, dielectric layer 185 is formed from silicon nitride by a LPCVD or PECVD process and is about 50 to 200 Å in thickness.

[0031] In FIG. 13, an opening 190 is formed in dielectric layer 185 by conventional lithographic and etching processes. Opening 190 is formed over collector 170. In FIG. 14, a polysilicon layer 195 is deposited over dielectric layer 185 by LPCVD or PECVD. In one example polysilicon layer 195 is undoped polysilicon and is 80 to 240 Å in thickness. Undoped polysilicon layer 195 is then doped by implantation with arsenic at a dose of 1.6×1015 to 1.6×1017 atm/cm2 at an implant energy of about 20 to 60 Kev. After an anneal step a lower portion of now arsenic doped polysilicon layer 195 in contact with intrinsic base region 180A re-crystallizes to form an emitter 200. In one example, the anneal step is performed at about 500 to 800° C. under nitrogen for about 15 to 30 minutes.

[0032] In FIG. 15, a portion of polysilicon layer is removed using a photoresist mask and an RIE process to form an upper emitter 205. In FIG. 16, a portion of dielectric layer 185 and a portion of SiGe layer 175 are removed using a photoresist mask and an RIE process to form an base region 210. Finally, in FIG. 17, an interlevel dielectric layer 215 is deposited and planarized in a CMP step. In one example, interlevel dielectric layer 215 comprises a lower PECVD silicon nitride layer of about 25 to 75 Å in thickness; a middle PECVD boro-phosphorous silicate glass (BPSG) of about 600 to 1800 Å in thickness; and an upper PECVD TEOS layer of about 160 to 480 Å in thickness. A collector contact 220 is formed in interlevel dielectric layer 215 to form electrical contact with collector reach-through 140. A base contact 225 is also formed in interlevel dielectric layer 215 to form electrical contact with polysilicon SiGe extrinsic base region 180B. An emitter contact 230 is also formed in interlevel dielectric layer 215 to form electrical contact with upper emitter 205. Contacts 220, 225 and 230 may be formed, for example, from aluminum, tungsten or a titanium nitride/titanium liner-tungsten core metallurgy.

[0033] FIG. 18 is a partial cross-sectional view pointing out the internal ballast of the silicon-germanium bipolar transistor of the present invention. In FIG. 18, dielectric layer 160 acts as the dielectric for an internal capacitor 235. Extrinsic polysilicon region 180 and epitaxial silicon layer 110 form the plates of internal capacitor 235. Extrinsic polysilicon region 180 also forms an internal resistor 240 between base contact 225 and epitaxial silicon layer 110. For an extrinsic polysilicon region 180B, doped to a concentration of about 1.0×1017 to 1.0×1019 atm/cm3 internal resistor 240 would have a sheet resistance of about of about 1 to 10 K&OHgr;/square. For the same extrinsic polysilicon region 180B area and a dielectric layer 160 comprised of TEOS oxide 300 Å thick, internal capacitor 235 would have a capacitance of about 10−3 pf.

[0034] FIG. 19 is a schematic circuit diagram of the silicon-germanium bipolar transistor of the present invention. In FIG. 19, silicon germanium bipolar transistor 245 includes internal capacitor 235 coupled between the collector and base of the transistor and internal resistor 240 in series with the base of the transistor.

[0035] FIG. 20 is an exemplary ESD protect circuit using the silicon-germanium bipolar transistor of the present invention. ESD protect circuit 250 includes an I/O pad 255 coupled to a circuit to be protected 260. I/O pad 255 is also coupled to an ESD protection device 265. In one example, external ESD device 265 is comprised of SiGe Schottky diodes, SiGe transistors, SiGe varistors or SiGe diodes. External ESD device 265 is coupled to an external ballast resistor 270. External ballast resistor 270 is coupled to the base of silicon germanium bipolar transistor 245. The collector of silicon germanium bipolar transistor 245 is tied to VDD and the emitter of the transistor is tied to VSS.

[0036] FIG. 21 is partial a cross-sectional view showing alternative features of the silicon-germanium bipolar transistor according to the present invention. Formed in a portion of extrinsic polysilicon region 180B abutting intrinsic polysilicon region 180A is a first highly doped base region 275. Formed in a portion of extrinsic polysilicon region 180B abutting base contact 225 is a second highly doped base region 280. Second highly doped region 280 improves contact to extrinsic polysilicon region 180B. Both first and second highly doped regions 275 and 280 may be formed by ion implantation of boron. In one example, first highly doped region 275 has a sheet resistance of about 5 K&OHgr;/square and second highly doped region 280 has a sheet resistance of about 10 K&OHgr;/square.

[0037] Also illustrated in FIG. 21 are silicide contact regions 285. In one example, silicon contact regions 285 are cobalt or titanium silicide. Silicide contact regions 285 may be formed by deposition of cobalt or titanium onto exposed silicon, followed by an anneal and wet etch. Silicide contact regions 285 lower the resistance between the metal of the contacts and the silicon portions of the transistor.

[0038] The description of the embodiments of the present invention is given above for the understanding of the present invention. It will be understood that the invention is not to the particular embodiments described herein, but is capable of various modifications, rearrangements and substitutions will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore it is intended that the following claims cover all such modifications and changes as fall within the true spirit and scope of the invention.

Claims

1. A bipolar transistor, comprising:

a silicon substrate;

a collector formed in said semiconductor substrate;

a base formed over said collector, said base having an intrinsic base region and an extrinsic base region, said intrinsic base region forming an internal resistor;

an emitter formed over said intrinsic base region; and

a dielectric layer formed between said extrinsic base region and said collector, said extrinsic base region, said dielectric layer and said collector forming an internal capacitor.

2. The bipolar transistor of claim 1, wherein said base comprises silicon germanium.

3. The bipolar transistor of claim 1, wherein said intrinsic base region includes an epitaxial region and said extrinsic base region includes a polysilicon region.

4. The bipolar transistor of claim 3, further including a highly doped region formed in said polysilicon region, said highly doped region abutting said intrinsic region.

5. The bipolar transistor of claim 1, wherein said emitter includes a polysilicon region.

6. The bipolar transistor of claim 3, wherein said emitter includes a re-crystallized region contacting said epitaxial region.

7. A bipolar transistor, comprising:

a silicon substrate;

a collector formed in said semiconductor substrate;

a base formed over said collector, said base having an intrinsic base region and an extrinsic base region, said intrinsic base region forming an internal resistor between said base and a base contact;

an emitter formed over said intrinsic base region; and

a dielectric layer formed between said extrinsic base region and said collector, said extrinsic base region, said dielectric layer and said collector forming an internal capacitor between said base and a collector contact.

8. The bipolar transistor of claim 7, wherein said base comprises silicon germanium.

9. The bipolar transistor of claim 7, wherein said intrinsic base region includes an epitaxial region and said extrinsic base region includes a polysilicon region.

10. The bipolar transistor of claim 9, further including a highly doped region formed in said polysilicon region, said highly doped region abutting said intrinsic region

11. The bipolar transistor of claim 7, wherein said emitter includes a polysilicon region.

12. The bipolar transistor of claim 9, wherein said emitter includes a recrystallized region contacting said epitaxial region.

13. A bipolar transistor, comprising:

a silicon substrate;

a sub-collector formed in said silicon substrate between a lower portion and an upper portion of said silicon substrate;

a collector formed in said upper portion of said silicon substrate and over a portion of said subcollector, said collector contacting said subcollector and extending to a top surface of said silicon substrate;

a base formed over said sub-collector, said base having an intrinsic base region and an extrinsic base region, said intrinsic base region forming an internal resistor;

an emitter formed over said intrinsic base region; and

a dielectric layer formed between said extrinsic base region and said upper portion of said silicon substrate, said extrinsic base region, said dielectric layer and said upper portion of said silicon substrate forming an internal capacitor.

14. The bipolar transistor of claim 13, wherein said base comprises silicon germanium.

15. The bipolar transistor of claim 13, wherein said intrinsic base region includes an epitaxial region and said extrinsic base region includes a polysilicon region.

16. The bipolar transistor of claim 15, further including a highly doped region formed in said polysilicon region, said highly doped region abutting said intrinsic region.

17. The bipolar transistor of claim 13, wherein said emitter includes a polysilicon region.

18. The bipolar transistor of claim 15, wherein said emitter includes a recrystallized region contacting said epitaxial region.

19. The bipolar transistor of claim 13, further including a deep trench isolation extending from said surface of said silicon substrate into said lower portion of said silicon substrate, said deep trench abutting said sub-collector.

20. The bipolar transistor of claim 13, further including a shallow trench isolation extending from said surface of said silicon substrate into said upper layer of said silicon substrate and extending under a periphery of said extrinsic base region away from said intrinsic base region.

21. The bipolar transistor of claim 13, further including a pedestal region of said sub-collector, said pedestal region extending from said subcollector toward said surface of said silicon substrate.

22. A method of fabricating a bipolar transistor, comprising:

providing a silicon substrate;

forming a sub-collector in said silicon substrate between a lower portion and an upper portion of said silicon substrate;

forming a collector in said upper portion of said silicon substrate and over a portion of said subcollector, said collector contacting said subcollector and extending to a top surface of said silicon substrate;

forming a first dielectric layer on a top surface of said silicon substrate;

forming a base layer on top of said first dielectric layer and forming an opening in said first dielectric layer, said opening aligned over said collector;

said base layer having an intrinsic base region aligned over said collector and a surrounding extrinsic base region;

said intrinsic base region forming an internal resistor between said extrinsic base region and said upper portion of said silicon substrate and said extrinsic base region, said first dielectric layer and said upper portion of said silicon substrate forming an internal capacitor;

forming a second dielectric layer; and

forming an emitter layer on top of second dielectric layer and in an opening formed in said second dielectric layer, said opening aligned over said intrinsic base region.

23. The method of claim 22, wherein forming of said base layer is by epitaxy deposition of silicon germanium.

24. The method of claim 22, wherein forming of said base layer is by epitaxial deposition and said intrinsic base region includes an epitaxial region and said extrinsic base region includes a polysilicon region.

25. The method of claim 22, further including forming a highly doped region in said polysilicon region, said highly doped region abutting said intrinsic region.

26. The method of claim 22, wherein forming said emitter layer is by silicon deposition and is polysilicon and further including doping said emitter layer by ion implantation.

27. The method of claim 22, further including annealing to form a re-crystallized region within said emitter layer, said re-crystallized region contacting said intrinsic base region.

28. The method of claim 22, further including forming a deep trench isolation extending from said surface of said silicon substrate into said lower portion of said silicon substrate, said deep trench abutting said sub-collector.

29. The method of claim 22, further including forming a shallow trench isolation extending from said surface of said silicon substrate into said upper layer of said silicon substrate and extending under a periphery of said extrinsic base region away from said intrinsic base region.

30. The method of claim 22, further including forming a pedestal region of said sub-collector, said pedestal region extending from said subcollector toward said surface of said silicon substrate.