FORMING MEMORY USING HIGH POWER IMPULSE MAGNETRON SPUTTERING
Forming memory using high power impulse magnetron sputtering is described herein. One or more method embodiments include forming a resistive memory material on a structure using high power impulse magnetron sputtering (HIPIMS), wherein the resistive memory material is formed on the structure in an environment having a temperature of approximately 400 degrees Celsius or less.
This application is a Divisional of U.S. application Ser. No. 12/825,091 filed Jun. 28, 2010, the specification of which is incorporated herein by reference.
TECHNICAL FIELDThe present disclosure relates generally to semiconductor memory devices, methods, and systems, and more particularly, to forming memory using high power impulse magnetron sputtering.
BACKGROUNDMemory devices are typically provided as internal, semiconductor, integrated circuits in computers or other electronic devices. There are many different types of memory, including random-access memory (RAM), read only memory (ROM), dynamic random access memory (DRAM), synchronous dynamic random access memory (SDRAM), flash memory, and resistive, e.g., resistance variable, memory, among others. Types of resistive memory include programmable conductor memory, resistive random access memory (RRAM), and phase change random access memory (PCRAM), among others.
Memory devices such as resistive memory devices may be utilized as non-volatile memory for a wide range of electronic applications in need of high memory densities, high reliability, and low power consumption. Non-volatile memory may be used in, for example, personal computers, portable memory sticks, solid state drives (SSDs), digital cameras, cellular telephones, portable music players such as MP3 players, movie players, and other electronic devices.
Memory devices such as resistive memory devices may include a number of memory cells, e.g., resistive memory cells, arranged in an array. For example, an access device, such as a diode, a field effect transistor (FET), or bipolar junction transistor (BJT), of the memory cells may be coupled to an access line, e.g., word line, forming a “row” of the array. The memory cell material, e.g., memory element, of each memory cell may be coupled to a data line, e.g., bit line, in a “column” of the array. In this manner, the access device of a memory cell may be accessed through a row decoder activating a row of memory cells by selecting the word line coupled to their gates. The programmed state of a particular memory cell in a row of selected memory cells may be determined, e.g., sensed, by causing different currents to flow in the memory elements depending on the resistance associated with a programmed state for the particular memory cell.
Memory cells such as resistive memory cells may be programmed, e.g., written, to a desired state. That is, one of a number of programmed states, e.g., resistance levels, can be set for a memory cell. For example, a single level cell (SLC) can represent one of two logic states, e.g., 1 or 0. Memory cells can also be programmed to one of more than two programmed states, such as to represent more than two binary digits, e.g., 1111, 0111, 0011, 1011, 1001, 0001, 0101, 1101, 1100, 0100, 0000, 1000, 1010, 0010, 0110, or 1110. Such cells may be referred to as multi state memory cells, multi-digit cells, or multilevel cells (MLCs).
Resistive memory cells such as RRAM cells may store data by varying the resistance level of a resistive memory cell material, e.g., resistive memory element. For example, data may be programmed to a selected RRAM cell by applying sources of energy, such as positive or negative electrical pulses, e.g., positive or negative voltage or current pulses, to a particular RRAM cell material for a predetermined duration. RRAM cells may be programmed to a number of resistance levels by application of voltages or currents of various magnitudes, polarities, and/or durations.
RRAM, e.g., RRAM cells, may be formed using physical vapor deposition (PVD) methods, such as direct current (DC) sputtering or pulsed DC sputtering. However, RRAM formed using DC or pulsed DC sputtering may be formed in a high temperature environment, e.g. a PVD chamber having a high temperature, and/or have a low ionization, which may decrease the performance, consistency, and/or reliability of the RRAM. For example, the sensed resistance level of an RRAM cell formed using DC or pulsed DC sputtering may be different than the resistance level to which that cell was programmed. Further, RRAM formed using DC or pulsed DC sputtering may not be formed in a conventional PVD chamber, which may increase the cost and/or amount of time associated with forming the RRAIVI.
Forming memory using high power impulse magnetron sputtering is described herein. One or more method embodiments include forming a resistive memory material on a structure using high power impulse magnetron sputtering (HIPIMS), wherein the resistive memory material is formed on the structure in an environment having a temperature of approximately 400 degrees Celsius or less. In comparison, previous approaches may include forming memory in an environment having a temperature greater than 600 degrees Celsius.
Forming memory in accordance with one or more embodiments of the present disclosure, e.g., forming memory using HIPIMS, can increase the ionization of the resistive memory material, which can increase the performance, consistency, and/or reliability of the memory, as will be further described herein. For example, forming memory in accordance with one or more embodiments of the present disclosure can decrease the number of erroneous data reads associated with the memory, e.g., can decrease the number of times the sensed resistance level of the memory is different than the resistance level to which the memory was programmed, as will be further described herein. Additionally, memory formed in accordance with one or more embodiments of the present disclosure can be formed in a conventional physical vapor deposition chamber, which can decrease the cost and/or amount of time associated with forming the memory, as will be further described herein.
In the following detailed description of the present disclosure, reference is made to the accompanying drawings that form a part hereof, and in which is shown by way of illustration how a number of embodiments of the disclosure may be practiced. These embodiments are described in sufficient detail to enable those of ordinary skill in the art to practice a number of embodiments of this disclosure, and it is to be understood that other embodiments may be utilized and that process, electrical, or mechanical changes may be made without departing from the scope of the present disclosure.
The figures herein follow a numbering convention in which the first digit or digits correspond to the drawing figure number and the remaining digits identify an element or component in the drawing. Similar elements or components between different figures may be identified by the use of similar digits. For example, 116 may reference element “16” in
As will be appreciated, elements shown in the various embodiments herein can be added, exchanged, and/or eliminated so as to provide a number of additional embodiments of the present disclosure. In addition, as will be appreciated, the proportion and the relative scale of the elements provided in the figures are intended to illustrate the embodiments of the present invention, and should not be taken in a limiting sense.
As used herein, “a number of” something can refer to one or more such things. For example, a number of memory devices can refer to one or more memory devices.
As shown in
Target 112 can include a memory material, e.g., a memory cell material. For example, target 112 can be a cathode that includes a magnet or magnetron, and a memory material can be localized and/or trapped near and/or around a surface of the magnet or magnetron by magnetic and/or electric fields, as will be appreciated by one of ordinary skill in the art.
The memory material can be, for example, a resistive memory material, such as a resistive random access memory (RRAM) material. RRAM materials can include, for example, colossal magnetoresistive materials such as Pr(1-x)CaxMnO3 (PCMO), La(1-x)CaxMnO3 (LCMO), and Ba(1-x)SrxTiO3. RRAM materials can also include metal oxides, such as alkaline metal oxides, e.g., Li2O, Na2O, K2O, Rb2O, Cs2O, BeO, MgO, CaO, SrO, and BaO, refractive metal oxides, e.g., NbO, NbO2, Nb2O5, MoO2, MoO3, Ta2O5, W2O3, WO2, WO3, ReO2, ReO3, and Re2O7, and binary metal oxides, e.g., CuxOy, WOx, Nb2O5, Al2O3, Ta2O5, TiOx, ZrOx, NixO, and FexO. RRAM materials can also include GexSey, and other materials that can support solid phase electrolyte behavior. Other RRAM materials can include perovskite oxides such as doped or undoped SrTiO3, SrZrO3, and BaTiO3, and polymer materials such as Bengala Rose, AlQ3Ag, Cu-TCNQ, DDQ, TAPA, and Fluorescine-based polymers, among other types of RRAM materials. Embodiments of the present disclosure are not limited to a particular type of RRAM material. For example, the memory material can include various combinations of the above-listed RRAM materials. Further, the memory material can be capacitive or inductive.
Structure holder 114 can hold a structure 116, e.g., structure 116 can be placed on structure holder 114. As shown in
Structure 116 can be, for example, a memory structure, such as a substrate. The substrate can be, for example, a silicon substrate, such as a p-type silicon substrate. The substrate can be a silicon on insulator (SOI) substrate, a silicon on metal from wafer bonding, or a silicon on sapphire (SOS) substrate, among other types of substrates. The substrate can include other semiconductor materials, such as Ge, SiGe, GaAs, InAs, InP, CdS, and CdTe. Embodiments of the present disclosure are not limited to a particular type of substrate.
In one or more embodiments, system 100 can be configured to form the memory material in target 112 on structure 116 in environment 110 using high power impulse magnetron sputtering (HIPIMS), e.g., high power pulsed magnetron sputtering (HPPMS). For example, power supply 118-1 can provide, e.g., apply, power to target 112 in a pulsed (as opposed to constant) manner. That is, power supply 118-1 can provide power to target 112 by providing a number of pulses to target 112. Such application of power is referred to herein as a “pulse”, “pulses”, or “pulsing”. Further, power supply 118-2 can provide a constant supply of power, e.g., a constant bias, to structure holder 114 and/or structure 116 while target 112 receives the pulses. A plasma 120 containing the memory material can be formed responsive to the pulses provided to target 112. The memory material corresponding to plasma 120 can be deposited on structure 116 in environment 110.
In one or more embodiments, each pulse provided to target 112 can have a power of at least 1 kilowatt. In some embodiments, each pulse provided to target 112 can have a power of at least 1 megawatt. For example, each pulse can have a power of approximately 18 megawatts. Additionally, in one or more embodiments, each pulse provided to target 112 can have a duration of approximately 1 to 300 microseconds. In some embodiments, each pulse provided to target 112 can have a duration of approximately 1 to 200 microseconds or a duration of approximately 100 to 200 microseconds. For example, each pulse can have a duration of approximately 100 microseconds. Further, in one or more embodiments, each pulse provided to target 112 can be separated by a duration of approximately 100 milliseconds. That is, there can be 100 milliseconds between each pulse provided to target 112. However, embodiments of the present disclosure are not limited to a particular duration.
Each pulse provided to target 112 can have equal amounts of power and/or equal durations. An example of pulses having equal amounts of power and equal durations will be described further in connection with
The memory material that forms on structure 116 can have a thickness of less than 100 Angstroms. For example, the memory material that forms on structure 116 can have a thickness of approximately 40 to 70 Angstroms. Additionally, the memory material that forms on structure 116 can be crystallized, and may or may not include grain boundaries vertical to structure 116.
Memory material formed on structure 116 in accordance with one or more embodiments of the present disclosure can be formed on structure 116 in a low temperature environment, e.g., an environment having a temperature of approximately 400 degrees Celsius or less. That is, environment 110 can have a low temperature, e.g., approximately 400 degrees Celsius or less, while the memory material is being formed on structure 116. Additionally, memory material formed on structure 116 in accordance with one or more embodiments of the present disclosure can have a high ionization, e.g., an ionization of at least 80%. For example, the memory material formed on structure 116 can have an ionization of approximately 80%-95%. That is, approximately 80%-95% of the atoms and/or molecules in the memory material formed on structure 116 can be ionized. This relatively high ionization, as compared to previous approaches, can have benefits such as providing low temperature crystallization, among other benefits.
Because the memory material formed on structure 116 can be formed in a low temperature environment, and/or because the memory material formed on structure 116 can have a high ionization, memory, e.g., memory cells, having the memory material formed on structure 116 can perform accurately and/or reliably. For example, memory having the memory material formed on structure 116 can have a low number of erroneous data reads associated with the memory, e.g., the number of times the sensed resistance level of the memory is different than the resistance level to which the memory was programmed can be low.
Additionally, memory material formed on structure 116 in accordance with one or more embodiments of the present disclosure can be formed on structure 116 in a conventional physical vapor deposition (PVD) chamber. That is, environment 110 can be a conventional PVD chamber. For example, environment 110 can include a single target 112 having a surface that is horizontally oriented and facing toward structure holder 114 and structure 116 from approximately 3 to 4 inches away, as previously described herein. Because the memory material formed on structure 116 can be formed in a conventional PVD chamber, memory, e.g., memory cells, having the memory material formed on structure 116 can be formed at a reduced cost and/or in a reduced amount of time, as compared to previous approaches.
After the memory material is formed on structure 116, additional processing steps can be performed to form individual memory cells, as will be appreciated by one of ordinary skill in the art. For example, portions of the memory material and/or structure 116 can be removed, e.g., etched. Further, additional materials, such as insulator materials and/or electrodes, can be formed, e.g., deposited, on the memory material and/or structure 116. The additional processing steps can be performed in environment 110 and/or in an environment other than environment 110.
As shown in
Although three pulses are illustrated in
As shown in
Power quantity 236 can include a number of pulses, as illustrated in
Further, the amount of time between each pulse associated with power quantity 236 is less than the amount of time between the pulses associated with one or more embodiments of the present disclosure. For example, each pulse associated with power quantity 236 can be separated by a duration of approximately 10 milliseconds. In contrast, pulses 230-1, 230-2, and 230-3 illustrated in
Memory formed in accordance with previous approaches, e.g., DC sputtering and pulsed DC sputtering, may be formed in a high temperature environment, e.g., an environment having a temperature of greater than 600 degrees Celsius. In contrast, memory formed in accordance with one or more embodiments of the present disclosure can be formed in a low temperature environment, e.g., an environment having a temperature of approximately 400 degrees Celsius or less, as previously described herein. Additionally, memory material formed in accordance with previous approaches, e.g., DC sputtering and pulsed DC sputtering, may have a low ionization, e.g., an ionization of less than 80%. In contrast, memory material formed in accordance with one or more embodiments of the present disclosure can have a high ionization, e.g., an ionization of at least 80%, as previously described herein.
Because memory formed in accordance with previous approaches may be formed in a high temperature environment, and/or because memory material formed in accordance with previous approaches may have a low ionization, memory formed in accordance with previous approaches may not perform accurately and/or reliably. For example, memory formed in accordance with previous approaches may have a high number of erroneous data reads associated with the memory, e.g., the number of times the sensed resistance level of the memory is different than the resistance level to which the memory was programmed may be high. In contrast, memory formed in accordance with one or more embodiments of the present disclosure can perform accurately and/or reliably, as previously described herein.
Additionally, memory formed in accordance with previous approaches, e.g., DC sputtering and pulsed DC sputtering, may be formed in an unconventional PVD chamber, e.g., a PVD chamber having a vertically oriented target, a target that is a hollow cathode having a hollow magnet or magnetron, a target that faces away from a structure holder and/or a memory structure in the PVD chamber, multiple targets that face toward each other, a target having a curved surface such as a bell-shaped surface, and/or a target that is approximately 12-16 inches away from a memory structure in the PVD chamber. In contrast, memory formed in accordance with one or more embodiments of the present disclosure can be formed in a conventional PVD chamber, as previously described herein.
Because memory formed in accordance with previous approaches may be formed in an unconventional PVD chamber, memory formed in accordance with previous approaches may be formed at a high cost and/or in a large amount of time. In contrast, memory formed in accordance with one or more embodiments of the present disclosure can be formed at a reduced cost and/or in a reduced amount of time, as previously described herein.
As shown in
Memory material 350 can then be formed on structure 316, e.g., on bit line dielectric 346 and on electrodes 348-1 and 348-2 in the openings in bit line dielectric 346, as shown in
Memory material 350 can have a thickness of less than 100 Angstroms. For example, memory material 350 can have a thickness of approximately 40 to 70 Angstroms. Additionally, memory material 350 can be crystallized, and may or may not include grain boundaries vertical to structure 316.
After memory material 350 is formed on structure 316, additional processing steps can be performed to form individual memory cells, as will be appreciated by one of ordinary skill in the art. For example, portions of memory material 350 and/or structure 316 can be removed, e.g., etched. Further, additional materials, such as insulator materials and/or electrodes, can be formed, e.g., deposited, on memory material 350 and/or structure 316.
Conclusion
Forming memory using high power impulse magnetron sputtering is described herein. One or more method embodiments include forming a resistive memory material on a structure using high power impulse magnetron sputtering (HIPIMS), wherein the resistive memory material is formed on the structure in an environment having a temperature of approximately 400 degrees Celsius or less.
Although specific embodiments have been illustrated and described herein, those of ordinary skill in the art will appreciate that an arrangement calculated to achieve the same results can be substituted for the specific embodiments shown. This disclosure is intended to cover adaptations or variations of various embodiments of the present disclosure. It is to be understood that the above description has been made in an illustrative fashion, and not a restrictive one. Combination of the above embodiments, and other embodiments not specifically described herein will be apparent to those of skill in the art upon reviewing the above description. The scope of the various embodiments of the present disclosure includes other applications in which the above structures and methods are used. Therefore, the scope of various embodiments of the present disclosure should be determined with reference to the appended claims, along with the full range of equivalents to which such claims are entitled.
In the foregoing Detailed Description, various features are grouped together in a single embodiment for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the disclosed embodiments of the present disclosure have to use more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive subject matter lies in less than all features of a single disclosed embodiment. Thus, the following claims are hereby incorporated into the Detailed Description, with each claim standing on its own as a separate embodiment.
Claims
1-20. (canceled)
21. A system for processing memory, comprising:
- a structure; and
- a target facing toward the structure and configured to form a crystallized resistive random access memory (RRAM) cell material on the structure, wherein: the target is configured to form the crystallized RRAM cell material on the structure in a conventional physical vapor deposition (PVD) chamber having a temperature of approximately 400 degrees Celsius or less; and the target is configured to form the crystallized RRAM cell material on the structure such that the crystallized RRAIVI cell material on the structure has an ionization of at least 80%.
22. The system of claim 21, wherein the target is configured to:
- receive a first pulse of at least 1 kilowatt for a duration of approximately 1 to 300 microseconds; and
- receive a second pulse of at least 1 kilowatt for a duration of approximately 1 to 300 microseconds.
23. The system of claim 21, wherein the target has a surface facing toward the structure.
24. The system of claim 21, wherein the structure is a damascene structure.
25. The system of claim 21, wherein the crystallized RRAM cell material is Pr(1-x)CaxMnO3 (PCMO).
26. The system of claim 21, wherein the target is approximately 3 to 4 inches from the structure.
27. The system of claim 21, wherein the target is configured to form the crystallized RRAM cell material on the structure such that the crystallized RRAM cell material on the structure has a thickness of approximately 40 to 70 Angstroms.
28. The system of claim 21, wherein the crystallized RRAM cell material includes grain boundaries vertical to the structure.
29. The system of claim 21, wherein the crystallized RRAM cell material does not include grain boundaries vertical to the structure.
30. A system for processing memory, comprising:
- a target having a resistive memory material and configured to: receive a number of pulses, wherein each pulse has a power of at least 1 kilowatt and a duration of approximately 1 to 300 microseconds; and form plasma comprising the resistive memory material in response to receiving the number of pulses; and
- a memory structure configured to receive the resistive memory material from the plasma, wherein the resistive memory material received by the structure is crystallized.
31. The system of claim 30, wherein the resistive memory material is a metal oxide.
32. The system of claim 31, wherein the metal oxide is an alkaline metal oxide.
33. The system of claim 31, wherein the metal oxide is a refractive metal oxide.
34. The system of claim 30, wherein each pulse is separated by a duration of approximately 100 milliseconds.
35. The system of claim 30, wherein the target faces the memory structure.
36. The system of claim 30, wherein the target is horizontally oriented.
37. The system of claim 30, wherein each pulse has an equal amount of power and an equal duration.
38. The system of claim 30, wherein the memory structure is a substrate.
39. A system for processing memory, comprising:
- a target having a resistive memory material and configured to: receive a number of pulses, wherein: each respective pulse has a duration of approximately 1 to 300 microseconds; and each respective pulse has a constant amount of power of at least 1megawatt for the duration of the pulse; and form plasma comprising the resistive memory material in response to receiving the number of pulses; and
- a memory structure configured to receive the resistive memory material from the plasma such that the resistive memory material from the plasma forms on the structure, wherein the resistive memory material formed on the structure has a thickness of less than 100 Angstroms.
40. The system of claim 39, wherein the resistive memory material formed on the structure is crystallized.
Type: Application
Filed: Jan 4, 2016
Publication Date: Jun 2, 2016
Inventors: Yongjun Jeff Hu (Boise, ID), Everett A. McTeer (Eagle, ID), John A. Smythe, III (Boise, ID), Gurtej S. Sandhu (Boise, ID)
Application Number: 14/986,757